
SCBS183H - FEBRUARY 1991 - REVISED MAY 2003

- Typical V_{OLP} (Output Ground Bounce)
 <1 V at V_{CC} = 5 V, T_A = 25°C
- High-Impedance State During Power Up and Power Down
- High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL})
- I_{off} and Power-Up 3-State Support Hot Insertion
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)



description/ordering information

The 'ABT126 bus buffer gates feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

TA	PACKAG	3E†	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	QFN – RGY	Tape and reel	SN74ABT126RGYR	AB126		
	PDIP – N	Tube	SN74ABT126N	SN74ABT126N		
−40°C to 85°C	SOIC - D	Tube	SN74ABT126D	ABT126		
	3010 - 0	Tape and reel	SN74ABT126DR	ADT120		
	SOP – NS	Tape and reel	SN74ABT126NSR	ABT126		
	SSOP – DB	Tape and reel	SN74ABT126DBR	AB126		
	TSSOP – PW	Tube	SN74ABT126PW	AB126		
	1330F - FW	Tape and reel	SN74ABT126PWR	ADTZO		
–55°C to 125°C	CDIP – J	Tube	SNJ54ABT126J	SNJ54ABT126J		
	LCCC – FK	Tube	SNJ54ABT126FK	SNJ54ABT126FK		

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SCBS183H - FEBRUARY 1991 - REVISED MAY 2003

FUNCTION TABLE (each buffer)							
INPUTS OUTPUT							
OE	Α	Y					
Н	Н	Н					
н	L	L					
L	Х	Z					

logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, N, NS, PW, and RGY packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high or power-off state, V _O	
Current into any output in the low state, IO: SN54ABT126	
SN74ABT126	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ_{JA} (see Note 2): D package	
(see Note 2): DB package	96°C/W
(see Note 2): N package	80°C/W
(see Note 2): NS package	76°C/W
(see Note 2): PW package	113°C/W
(see Note 3): RGY package	47°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

3. The package thermal impedance is calculated in accordance with JESD 51-5.



SCBS183H - FEBRUARY 1991 - REVISED MAY 2003

recommended operating conditions (see Note 4)

		SN54ABT126 MIN MAX		SN74ABT126		UNIT
				MIN	MAX	UNIT
V _{CC}	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2	h	2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	Vcc	0	VCC	V
ЮН	High-level output current	~	– 24		-32	mA
IOL	Low-level output current	200	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	701	10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate	200		200		μs/V
Т _А	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		1	T _A = 25°C			SN54ABT126		SN74ABT126		
PARAMETER			MIN	түр†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK	V _{CC} = 4.5 V,	lj = -18 mA			-1.2		-1.2		-1.2	V	
	V _{CC} = 4.5 V,	I _{OH} = -3 mA	2.5			2.5		2.5			
Maria	V _{CC} = 5 V,	I _{OH} = -3 mA	3			3		3		v	
VOH	V _{CC} = 4.5 V	I _{OH} = -24 mA	2			2					
	VCC = 4.5 V	I _{OH} = -32 mA	2*					2			
Vol	V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			V	
VOL	VCC = 4.5 V	I _{OL} = 64 mA			0.55*				0.55		
V _{hys}				100			2			mV	
ll.	$V_{CC} = 0$ to 5.5 V,	$V_I = V_{CC}$ or GND			±1		±1		±1	μΑ	
IOZPU	$V_{CC} = 0$ to 2.1 V, $V_{O} = 0.5$ V to 2.7 V, OE = X [‡]				±50		±50		±50	μΑ	
IOZPD	$V_{CC} = 2.1 \text{ V to } 0, V_{O} = 0.5 \text{ V to } 2.7 \text{ V, OE} = X^{\ddagger}$				±50	4	2 ±50		±50	μA	
lozh	V_{CC} = 2.1 V to 5.5 V, V_O = 2.7 V, OE \leq 0.8 V				10	no No	10		10	μA	
IOZL	V_{CC} = 2.1 V to 5.5 V, V_{O} = 0.5 V, OE \leq 0.8 V				-10	<i>Q</i> 0	-10		-10	μΑ	
loff	$V_{CC} = 0,$	VI or VO \leq 4.5 V			±100	40			±100	μA	
ICEX	V_{CC} = 5.5 V, V_{O} = 5.5 V	Outputs high			50		50		50	μA	
۱ _О §	V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-200	-50	-200	-50	-200	mA	
	$V_{CC} = 5.5 \text{ V}, I_O = 0,$ $V_I = V_{CC} \text{ or GND}$	Outputs high		1	250		250		250	μA	
ICC		Outputs low		24	30		30		30	mA	
		Outputs disabled		0.5	250		250		250	μA	
∆ICC¶	$V_{CC} = 5.5 \text{ V},$ One input at 3.4 V,	Outputs enabled			1.5		1.5		1.5	mA	
	Other input at V_{CC} or GND	Outputs disabled			50		50		50	μA	
Ci	V _I = 2.5 V or 0.5 V			3						pF	
Co	$V_{O} = 2.5 \text{ V or } 0.5 \text{ V}$			7						pF	

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5 V$.

[‡] For V_{CC} between 2.1 V and 4 V, OE should be less than or equal to 0.5 V to ensure a low state.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.



SCBS183H - FEBRUARY 1991 - REVISED MAY 2003


switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 5 and Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54ABT126		SN74ABT126		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	A	Y	1	2.9	4.9	1	7.3	1	6.3	ns
^t PHL			1	2.5	5.1	1	5.9	1	5.7	
^t PZH	OE	Y	1	4.4	5.8	1/	5.3	1	6.5	ns
^t PZL			1	4.4	5.9	37)	6.4	1	6.5	
^t PHZ	OE	v	1	3	5.7	01	6.9	1	6.8	200
^t PLZ	0L	T	1	3	5.8	Q 1	7.2	1	6.7	ns

NOTE 5: Limits may vary among suppliers.



SCBS183H - FEBRUARY 1991 - REVISED MAY 2003



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms




MPDI002C - JANUARY 1995 - REVISED DECEMBER 20002

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).


/д.

B. This drawing is subject to change without notice.

/C Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. QFN (Quad Flatpack No-Lead) package configuration.

The package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected ground leads.


E. Package complies to JEDEC MO-241 variation BA.



MSOI002B - JANUARY 1995 - REVISED SEPTEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G**) 8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012



PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150




MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated