

# 3 V, Voltage Monitoring Microprocessor Supervisory Circuits

# ADM706P/ADM706R/ADM706S/ADM706T, ADM708R/ADM708S/ADM708T

### **FEATURES**

**Precision supply voltage monitor** 

2.63 V (ADM706P, ADM706R, ADM708R)

2.93 V (ADM706S, ADM708S)

3.08 V (ADM706T, ADM708T)

100 μA quiescent current

200 ms reset pulse width

Debounced manual reset input (MR)

Independent watchdog timer

1.6 second timeout (ADM706x)

#### **Reset output**

Active high (ADM706P)

Active low (ADM706R, ADM706S, ADM706T)

Both active high and active low (ADM708R, ADM708S, ADM708T)

Voltage monitor for power-fail or low battery warning Guaranteed  $\overline{RESET}$  valid with  $V_{CC} = 1 \text{ V}$  Superior upgrade for MAX706P/R/S/T, MAX708R/S/T

### **APPLICATIONS**

Microprocessor systems
Computers
Controllers
Intelligent instruments
Critical microprocessor monitoring
Battery-operated systems
Portable instruments

#### **GENERAL DESCRIPTION**

The ADM706P/ADM706R/ADM706S/ADM706T and the ADM708R/ADM708S/ADM708T microprocessor supervisory circuits are suitable for monitoring either 3 V or 3.3 V power supplies.

The ADM706P/ADM706R/ADM706S/ADM706T provide power-supply monitoring circuitry that generate a reset output during power-up, power-down, and brownout conditions. The reset output remains operational with  $V_{\rm CC}$  as low as 1 V. Independent watchdog monitoring circuitry is also provided. This is activated if the watchdog input has not been toggled within 1.6 seconds.

In addition, there is a 1.25 V threshold detector for power-fail warning, low battery detection, or to monitor an additional power supply. An active low debounced  $\overline{\text{MR}}$  input is also included.

### **FUNCTIONAL BLOCK DIAGRAMS**




Figure 1. ADM706P/ADM706R/ADM706S/ADM706T




Figure 2. ADM708R/ADM708S/ADM708T

The ADM706R, ADM706S, and ADM706T are identical except for the reset threshold monitor levels, which are 2.63 V, 2.93 V, and 3.08 V, respectively. The ADM706P is identical to the ADM706R in that the reset threshold is 2.63 V. It differs only in that it has an active high reset output.

The ADM708R/ADM708S/ADM708T provide similar functionality as the ADM706R/ADM706S/ADM706T and only differ in that a watchdog timer function is not available. Instead, an active high reset output (RESET) is provided in addition to the active low (RESET) output.

All parts are available in narrow 8-lead PDIP and 8-lead SOIC packages.

# **TABLE OF CONTENTS**

Features1
Applications
Functional Block Diagrams
General Description
Revision History
Specifications
Absolute Maximum Ratings
ESD Caution
Pin Configurations and Function Descriptions6
Typical Performance Characteristics
Circuit Information
REVISION HISTORY
5/08—Rev. B to Rev. C
Changes to Applications Section1Changes to Table 25Changes to Table 36Changes to Figure 87Changes to Figure 169
2/07—Rev. A to Rev. B
Updated Format

Power-Fail Reset	10
Manual Reset	10
Watchdog Timer (ADM706x)	10
Power-Fail Comparator	11
Adding Hysteresis to the Power-Fail Comparator	11
Valid RESET Below 1 V Vcc	11
Applications Information	12
Monitoring Additional Supply Levels	12
Microprocessors with Bidirectional RESET	12
Outline Dimensions	13
Ordering Cuide	1 /

### **SPECIFICATIONS**

 $V_{\text{CC}} = 2.70 \text{ V}$  to 5.5 V (ADM706P/ADM70xR),  $V_{\text{CC}} = 3.00 \text{ V}$  to 5.5 V (ADM70xS),  $V_{\text{CC}} = 3.15 \text{ V}$  to 5.5 V (ADM70xT),  $T_{\text{A}} = T_{\text{MIN}}$  to  $T_{\text{MAX}}$  unless otherwise noted.

Table 1.

POWER SUPPLY         1.0         5.5         V           Supply Current         100         200         μA         Vcc < 3           LOGIC OUTPUT         2.55         2.63         2.70         V         ADM7           Reset Threshold (V <sub>RST</sub> )         2.85         2.93         3.00         V         ADM7           Reset Threshold Hysteresis         20         mV           RESET PULSE WIDTH         160         200         280         ms         ADM7           160         200         280         ms         ADM7           20         ms         Vcc = 5           RESET OUTPUT VOLTAGE         (ADM70xR/ADM70xS/ADM70xT)         0.8 × Vcc         V         V V <sub>RST</sub> (m           VOH         VOL         VOL         V         V V <sub>RST</sub> (m           VOH         VOH         VCC - 1.5 V         V         4.5 V ×	Conditions/Comments
Vcc Operating Voltage Range   1.0   5.5   V   Supply Current   100   200   μA   Vcc < 3   Vcc < 5   Vcc	.onarcions/comments
Supply Current         100         200         μA         Vcc < 3           LOGIC OUTPUT         150         350         μA         Vcc < 3	
LOGIC OUTPUT  Reset Threshold (V <sub>RST</sub> )  2.55 2.63 2.70 V ADM7 2.85 2.93 3.00 V ADM7 3.00 3.08 3.15 V ADM7 Reset Threshold Hysteresis  20 mV  RESET PULSE WIDTH  160 200 280 ms ADM7 160 200 280 ms ADM7 200 ms V <sub>CC</sub> = 5  RESET OUTPUT VOLTAGE (ADM70xR/ADM70xS/ADM70xT)  V <sub>OH</sub> V <sub>OL</sub> V <sub>OL</sub> V <sub>OH</sub> V <sub>OL</sub> V <sub>O</sub>	3.6V
LOGIC OUTPUT   Reset Threshold (V <sub>RST</sub> )   2.55   2.63   2.70   V   ADM7	
Reset Threshold (V <sub>RST</sub> )	5.5 <b>v</b>
2.85   2.93   3.00   V	706P/ADM70xR
3.00   3.08   3.15   V   ADM7	
Reset Threshold Hysteresis         20         mV           RESET PULSE WIDTH         160         200         280         ms         ADM7           160         200         280         ms         ADM7           200         ms         Vcc = 5           RESET OUTPUT VOLTAGE (ADM70xR/ADM70xS/ADM70xT)         V         Vsc = 5           VoH         0.8 × Vcc         V         V RsT (m           VoL         Vol         Vcc - 1.5 V         V         4.5 V	
RESET PULSE WIDTH  160 200 280 ms ADM7 160 200 280 ms ADM7 200 ms Vcc = 5  RESET OUTPUT VOLTAGE (ADM70xR/ADM70xS/ADM70xT)  VoH  VoL  VoL  VoL  VoL  VoH  VoL  VoH  VoH	0.001
160   200   280   ms   ADM7   Vcc = 5   RESET OUTPUT VOLTAGE   (ADM70xR/ADM70xS/ADM70xT)   Voh   0.8 × Vcc   V   Vrst (m   Voh   Vcc - 1.5 V   V   4.5 V <	706P/ADM70xR, V <sub>CC</sub> = 3 V
RESET OUTPUT VOLTAGE	70xS/ADM70xT, $Vcc = 3.3 V$
RESET OUTPUT VOLTAGE         0.8 × Vcc         V VRST (n           VOH         0.8 × Vcc         V VRST (n           VOH         Vcc - 1.5 V         V 4.5 V	
(ADM70xR/ADM70xS/ADM70xT)       0.8 × Vcc       V       V <sub>RST</sub> (n         V <sub>OL</sub> V <sub>CC</sub> - 1.5 V       V       4.5 V	3.0 V
Vol         0.3         V         V <sub>RST</sub> (n           VoH         Vcc - 1.5 V         V         4.5 V	
V <sub>OH</sub> V <sub>CC</sub> - 1.5 V V 4.5 V 4.5 V	$max$ ) < $V_{CC}$ < 3.6 V, $I_{SOURCE}$ = 500 $\mu$ A
	$max$ ) $< V_{CC} < 3.6 \text{ V, } I_{SINK} = 1.2 \text{ mA}$
V <sub>OL</sub> 0.4 V 4.5 V <	$<$ V <sub>CC</sub> $<$ 5.5 V, I <sub>SOURCE</sub> = 800 $\mu$ A
	$< V_{CC} < 5.5 \text{ V}, I_{SINK} = 3.2 \text{ mA}$
$V_{OL}$ 0.3 $V$ $V_{CC} = 2$	1 V, I <sub>SINK</sub> = 100 μA
RESET OUTPUT VOLTAGE (ADM706P)	
$V_{OH}$ $V_{CC} - 0.6 V$ $V$ $V_{RST}$ (n	$max$ ) < $V_{CC}$ < 3.6 $V$ , $I_{SOURCE}$ = 215 $\mu$ A
$V_{OL}$ 0.3 $V$ $V_{RST}$ (n	$rac{1}{1}$ max) $< V_{CC} < 3.6 \text{ V}$ , $I_{SINK} = 1.2 \text{ mA}$
$V_{OH}$ $V_{CC} - 1.5 V$ $V$ $4.5 V <$	$<$ V <sub>CC</sub> $<$ 5.5 V, I <sub>SOURCE</sub> = 800 $\mu$ A
V <sub>OL</sub> 0.4 V 4.5 V <	$< V_{CC} < 5.5 \text{ V}, I_{SINK} = 3.2 \text{ mA}$
RESET OUTPUT VOLTAGE (ADM708x)	
$V_{OH}$ $0.8 \times V_{CC}$ $V$ $V_{RST}$ $(n$	$max$ ) < $V_{CC}$ < 3.6 V, $I_{SOURCE}$ = 500 $\mu$ A
V <sub>OL</sub> 0.3 V V <sub>RST</sub> (n	$max$ ) < $V_{CC}$ < 3.6 V, $I_{SINK}$ = 500 $\mu$ A
$V_{OH}$ $V_{CC} - 1.5 V$ $V$ $4.5 V <$	$<$ V <sub>CC</sub> $<$ 5.5 V, I <sub>SOURCE</sub> = 800 $\mu$ A
V <sub>OL</sub> 0.4 V 4.5 V <	$< V_{CC} < 5.5 \text{ V, } I_{SINK} = 1.2 \text{ mA}$
WATCHDOG INPUT (ADM706x)	
ADM7	$706P/ADM706R: V_{CC} = 3 V;$ $706S/ADM706T: V_{CC} = 3.3 V;$ $1.4 V, V_{IH} = V_{CC} \times 0.8 V$
	nax) < V <sub>CC</sub> < 3.6 V
	< V <sub>CC</sub> < 5.5 V
WDI Input Threshold	
	nax) < V <sub>cc</sub> < 3.6 V
	nax) < Vcc < 3.6 V
$V_{lL}$ 0.8 $V$ $V_{CC} = 5$	
$V_{H}$ 3.5 $V$ $V_{CC} = \frac{1}{2}$	
	= 0 V or V <sub>CC</sub>
WDO OUTPUT VOLTAGE	
	$max$ ) $< V_{CC} < 3.6 \text{ V, } I_{SOURCE} = 500  \mu\text{A}$
	$<$ V <sub>CC</sub> $<$ 5.0 V, ISOURCE $=$ 300 $\mu$ A
	$\sim V_{CC} < 3.5 \text{ V, ISOURCE} = 800 \mu\text{A}$ $= 500 \mu\text{A}$
0.3 V VRST (III	HAN, V VCC V JOU V, ISINK — JOU HA

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
MANUAL RESET INPUT					
$\overline{MR}$ Pull-Up Current ( $\overline{MR} = 0$ V)	25	70	250	μΑ	$V_{RST}$ (max) $<$ $V_{CC}$ $<$ 3.6 $V$
	100	250	600	μΑ	4.5 V < V <sub>CC</sub> < 5.5 V
MR Pulse Width	500			ns	$V_{RST}$ (max) $< V_{CC} < 3.6 V$
	150			ns	4.5 V < V <sub>CC</sub> < 5.5 V
MR INPUT THRESHOLD					
$V_{IL}$			0.6	٧	$V_{RST}$ (max) $<$ $V_{CC}$ $<$ 3.6 $V$
$V_{IH}$	$0.7 \times V_{CC}$			V	$V_{RST}$ (max) $<$ $V_{CC}$ $<$ 3.6 $V$
$V_{lL}$			8.0	V	4.5 V < V <sub>CC</sub> < 5.5 V
$V_{IH}$	2.0			V	$4.5 \text{ V} < \text{V}_{CC} < 5.5 \text{ V}$
MR TO RESET OUTPUT DELAY			750	ns	$V_{RST}$ (max) $<$ $V_{CC}$ $<$ 3.6 $V$
			250	ns	4.5 V < V <sub>CC</sub> < 5.5 V
POWER-FAIL INPUT					
PFI Input Threshold	1.2	1.25	1.3	V	ADM70xP/ADM70xR, $V_{cc} = 3 \text{ V}$ ADM70xS/ADM70xT, $V_{cc} = 3.3 \text{ V}$ , PFI falling
PFI Input Current	-25	+0.01	+25	nA	, , , , , , , , , , , , ,
PFO OUTPUT VOLTAGE					
V <sub>OH</sub>	$0.8 \times V_{CC}$			V	$V_{RST}$ (max) < $V_{CC}$ < 3.6 V, $I_{SOURCE}$ = 500 $\mu$ A
$V_{OL}$			0.3	٧	$V_{RST}$ (max) < $V_{CC}$ < 3.6 V, $I_{SINK}$ = 1.2 mA
V <sub>OH</sub>	V <sub>cc</sub> – 1.5 V			٧	$4.5 \text{ V} < \text{V}_{CC} < 5.5 \text{ V}$ , $I_{SOURCE} = 800 \mu\text{A}$
$V_{OL}$			0.4	V	$4.5 \text{ V} < \text{V}_{CC} < 5.5 \text{ V}, \text{I}_{SINK} = 3.2 \text{ mA}$

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C unless otherwise noted.

#### Table 2.

Parameter	Rating
V <sub>cc</sub>	−0.3 V to +6 V
All Other Inputs	$-0.3 \text{ V to V}_{CC} + 0.3 \text{ V}$
Input Current	
Vcc	20 mA
GND	20 mA
Digital Output Current	20 mA
Power Dissipation, N-8 (PDIP)	727 mW
$\theta_{JA}$ Thermal Impedance	135°C/W
Power Dissipation, R-8 (SOIC)	470 mW
$\theta_{JA}$ Thermal Impedance	110°C/W
Operating Temperature Range	
Industrial (Version A)	−40°C to +85°C
Lead Temperature (Soldering, 10 sec)	300°C
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C
Storage Temperature Range	−65°C to +150°C
ESD Rating	>4.5 kV

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

MR 1		8 WDO		MR 1	ADM706R/	8 WDO
V <sub>CC</sub> 2	ADM706P	7 RESET		V <sub>CC</sub> 2	ADM706S/	7 RESET
GND 3	TOP VIEW	6 WDI		GND 3	ADM706T	6 WDI
PFI 4	Not to Scale)	5 PFO	903	PFI 4	TOP VIEW (Not to Scale)	5 PFO
		l	9435		()	l

Figure 3. ADM706P

Figure 4. ADM706R/ADM706S/ADM706T

Table 3. Pin Function Descriptions ADM706P/ADM706R/ADM706S/ADM706T

Pin No.	Mnemonic	Description
1	MR	Manual Reset Input. When taken below 0.6 V, a RESET/RESET is generated. MR can be driven
		from TTL, CMOS logic, or from a manual reset switch because it is internally debounced. An internal 70 µA pull-up current holds the input high when floating.
2	Vcc	Power Supply Input.
3	GND	Ground. Ground reference for all signals (0 V).
4	PFI	Power-Fail Input. PFI is the noninverting input to the power-fail comparator. When PFI is less than 1.25 V, PFO goes low. If unused, PFI should be connected to GND.
5	PFO	Power-Fail Output. PFO is the output from the power-fail comparator. It goes low when PFI is less than 1.25 V.
6	WDI	Watchdog Input. If WDI remains either high or low for longer than the watchdog timeout period, the watchdog output, WDO, goes low. The timer resets with each transition at the WDI input. Either a high-to-low or a low-to-high transition clears the counter. The internal timer is also cleared whenever reset is asserted.
7 (ADM706R/ADM706S/ ADM706T Only)	RESET	Logic Output. $\overline{\text{RESET}}$ goes low for 200 ms when triggered. It is triggered either by $V_{CC}$ being below the reset threshold or by a low signal on the $\overline{\text{MR}}$ input. $\overline{\text{RESET}}$ remains low whenever $V_{CC}$ is below the reset threshold. It remains low for 200 ms after $V_{CC}$ goes above the reset threshold or $\overline{\text{MR}}$ goes from low to high. A watchdog timeout does not trigger $\overline{\text{RESET}}$ unless $\overline{\text{WDO}}$ is connected to $\overline{\text{MR}}$ .
7 (ADM706P Only)	RESET	Logic Output. RESET is an active high output suitable for systems that use active high reset logic. It is the inverse of RESET.
8	WDO	Watchdog Output. $\overline{WDO}$ goes low if the internal watchdog timer times out as a result of inactivity on the WDI input. It remains low until the watchdog timer is cleared. $\overline{WDO}$ also goes low during low line conditions. Whenever $V_{CC}$ is below the reset threshold, $\overline{WDO}$ remains low. As soon as $V_{CC}$ goes above the reset threshold, $\overline{WDO}$ goes high immediately.





Figure 5. ADM708R/ADM708S/ADM708T

Table 4. Pin Function Descriptions ADM708R/ADM708S/ADM708T

Pin No.	Mnemonic	Description
1	MR	Manual Reset Input. When taken below 0.6 V, a RESET/RESET is generated. MR can be driven from TTL, CMOS
		logic, or from a manual reset switch because it is internally debounced. An internal 70 µA pull-up current holds the input high when floating.
2	Vcc	Power Supply Input.
3	GND	Ground. Ground reference for all signals (0 V).
4	PFI	Power-Fail Input. PFI is the noninverting input to the power-fail comparator. When PFI is less than 1.25 V, PFO goes low. If unused, PFI should be connected to GND.
5	PFO	Power-Fail Output. PFO is the output from the power-fail comparator. It goes low when PFI is less than 1.25 V.
6	NC	No Connect.
7	RESET	Logic Output. $\overline{\text{RESET}}$ goes low for 200 ms when triggered. It is triggered either by $V_{CC}$ being below the reset threshold or by a low signal on the $\overline{\text{MR}}$ input. $\overline{\text{RESET}}$ remains low whenever $V_{CC}$ is below the reset threshold. It remains low for 200 ms after $V_{CC}$ goes above the reset threshold or $\overline{\text{MR}}$ goes from low to high. A watchdog timeout does not trigger $\overline{\text{RESET}}$ unless $\overline{\text{WDO}}$ is connected to $\overline{\text{MR}}$ .
8	RESET	Logic Output. RESET is an active high output suitable for systems that use active high reset logic. It is the inverse of RESET.

### TYPICAL PERFORMANCE CHARACTERISTICS



<u>Figure</u> 6. ADM70xR/ADM70xS/ADM70xT RESET Output Voltage vs. Supply Voltage




Figure 7. RESET Output Voltage vs. Supply Voltage




Figure 8. PFI Assertion Response Time




Figure 9. PFI Deassertion Response Time




Figure 10. RESET, RESET Assertion




Figure 11. RESET, RESET Deassertion




Figure 12. ADM70xR/ADM70xS/ADM70xT RESET Response Time

### **CIRCUIT INFORMATION**




Figure 13. ADM706 Functional Block Diagram




Figure 14. ADM708 Functional Block Diagram

#### **POWER-FAIL RESET**

The reset output provides a reset (RESET or  $\overline{RESET}$ ) output signal to the microprocessor whenever the  $V_{CC}$  input is below the reset threshold. The actual reset threshold voltage is dependent on whether a P, R, S, or T suffix device is used. An internal timer holds the reset output active for 200 ms after the voltage on  $V_{CC}$  rises above the threshold. This is intended as a power-on reset signal for the microprocessor. It allows time for both the power supply and the microprocessor to stabilize after power-up. If a power supply brownout or interruption occurs, the reset line is similarly activated and remains active for 200 ms after the supply recovers. If another interruption occurs during an active reset period, the reset timeout period continues for an additional 200 ms.

The reset output is guaranteed to remain valid with  $V_{\text{CC}}$  as low as 1 V. This ensures that the microprocessor is held in a stable shutdown condition as the power supply starts up.

The ADM706P provides an active high RESET signal; the ADM706R/ADM706S/ADM706T provide an active low RESET signal; and the ADM708R/ADM706S/ADM706T provide both RESET and RESET.

### **MANUAL RESET**

The  $\overline{MR}$  input allows other reset sources, such as a manual reset switch, to generate a processor reset. The input is effectively debounced by the timeout period (200 ms typical). The  $\overline{MR}$  input is TTL-/CMOS-compatible; it can also be driven by any logic reset output. If unused, the  $\overline{MR}$  input can be tied high or left floating.




Figure 15. RESET, MR, and WDO Timing

### **WATCHDOG TIMER (ADM706x)**

The watchdog timer circuit is used to monitor the activity of the microprocessor to check that it is not stalled in an indefinite loop. An output line on the processor is used to toggle the watchdog input (WDI) line. If this line is not toggled within the timeout period (1.6 seconds), the watchdog output  $\overline{(WDO)}$  is driven low. The  $\overline{WDO}$  output is connected to a nonmaskable interrupt (NMI) on the processor. Therefore, if the watchdog timer times out, an interrupt is generated. The interrupt service routine is used to rectify the problem.

The watchdog timer is cleared either by a high-to-low or by a low-to-high transition on WDI. Pulses as narrow as 50 ns are detected. The timer is also cleared by RESET/RESET going active. Therefore, the watchdog timeout period begins after reset goes inactive.

When  $V_{CC}$  falls below the reset threshold,  $\overline{WDO}$  is forced low whether or not the watchdog timer has timed out. Normally, this generates an interrupt, but it is overridden by RESET/RESET going active.




Figure 16. Watchdog Timing

#### **POWER-FAIL COMPARATOR**

The power-fail comparator is an independent comparator that can be used to monitor the input power supply. The inverting input of the comparator is internally connected to a 1.25 V reference voltage. The noninverting input is available at the PFI input. This input is used to monitor the input power supply via a resistive divider network. When the voltage on the PFI input drops below 1.25 V, the comparator output  $(\overline{\text{PFO}})$  goes low, indicating a power failure. For early warning of power failure, the comparator is used to monitor the preregulator input  $\overline{\text{simply}}$  by choosing an appropriate resistive divider network. The  $\overline{\text{PFO}}$  output is used to interrupt the processor so that a shutdown procedure is implemented before the power is lost.




Figure 17. Power-Fail Comparator

# ADDING HYSTERESIS TO THE POWER-FAIL COMPARATOR

For increased noise immunity, hysteresis can be added to the power-fail comparator. Because the comparator circuit is noninverting, hysteresis is added simply by connecting a resistor between the  $\overline{PFO}$  output and the PFI input as shown in Figure 18. When  $\overline{PFO}$  is low, Resistor R3 sinks current from the summing junction at the PFI pin. When  $\overline{PFO}$  is high, Resistor R3 sources current into the PFI summing junction. This results in differing trip levels for the comparator. Further noise immunity is achieved by connecting a capacitor between PFI and GND.





Figure 18. Adding Hysteresis to the Power-Fail Comparator

$$\begin{split} V_{H} &= 1.25 \left[ 1 + \left( \frac{R2 + R3}{R2 \times R3} \right) R1 \right] \\ V_{L} &= 1.25 + R1 \left( \frac{1.25}{R2} - \frac{V_{CC} - 1.25}{R3} \right) \\ V_{MID} &= 1.25 \left( \frac{R1 + R2}{R2} \right) \end{split}$$

### **VALID RESET BELOW 1 V Vcc**

The ADM706R/ADM706S/ADM706T, ADM708R/ADM708S/ADM708T are guaranteed to provide a valid reset level with  $V_{\rm CC}$  as low as 1 V. Refer to the Typical Performance Characteristics section. As  $V_{\rm CC}$  drops below 1 V, the internal transistor does not have sufficient drive to hold it on so the voltage on  $\overline{\rm RESET}$  is no longer held at 0 V. A pull-down resistor, as shown in Figure 19, can be connected externally to hold the line low if it is required.



### APPLICATIONS INFORMATION

A typical operating circuit is shown in Figure 20. The unregulated dc input supply is monitored using the PFI input via the resistive divider network. Resistor R1 and Resistor R2 are to be selected so that when the supply voltage drops below the desired level (for example, 5 V), the voltage on PFI drops below the 1.25 V threshold, thereby generating an interrupt to the microprocessor. Monitoring the preregulator input gives additional time to execute an orderly shutdown procedure before power is lost.





Figure 20. Typical Application Circuit

Microprocessor activity is monitored using the WDI input. This is driven using an output line from the processor. The software routines toggle this line at least once every 1.6 seconds. If a problem occurs and this line is not toggled, WDO goes low and a nonmaskable interrupt is generated. This interrupt routine is to be used to clear the problem.

If, in the event of inactivity on the WDI line, a system reset is required, the  $\overline{\text{WDO}}$  output is to be connected to the input as shown in Figure 21.



#### MONITORING ADDITIONAL SUPPLY LEVELS

It is possible to use the power-fail comparator to monitor a second supply as shown in Figure 22. The two sensing resistors, R1 and R2, are selected such that the voltage on PFI drops below 1.25 V at the minimum acceptable input supply. The  $\overline{\text{PFO}}$  output can be connected to the  $\overline{\text{MR}}$  input so that a reset is generated when the supply drops out of tolerance. In this case, if either supply drops out of tolerance, a reset is generated.




Figure 22. Monitoring 3 V/3.3 V and an Additional Supply,  $V_X$ 

### MICROPROCESSORS WITH BIDIRECTIONAL RESET

To prevent contention for microprocessors with a bidirectional reset line, a current limiting resistor is to be inserted between the ADM706R/ADM706S/ADM706T, ADM708R/ADM708S/ ADM708T  $\overline{RESET}$  output pin and the microprocessor reset pin. This limits the current to a safe level if there are conflicting output reset levels. A suitable resistor value is 4.7 k $\Omega$ . If the reset output is required for other uses, it should be buffered as shown in Figure 23.





Figure 23. Bidirectional Input/Output RESET

### **OUTLINE DIMENSIONS**




#### COMPLIANT TO JEDEC STANDARDS MS-001

CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

Figure 24. 8-Lead Plastic Dual In-Line Package [PDIP]

Narrow Body
(N-8)

Dimension shown in inches and (millimeters)



#### COMPLIANT TO JEDEC STANDARDS MS-012-AA

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 25. 8-Lead Standard Small Outline Package [SOIC\_N] Narrow Body (R-8)

Dimensions shown in millimeters and (inches)

Rev. C | Page 13 of 16

### **ORDERING GUIDE**

Model	<b>Temperature Range</b>	Package Description	Package Option
ADM706PAN	−40°C to +85°C	8-Lead PDIP	N-8
ADM706PANZ <sup>1</sup>	-40°C to +85°C	8-Lead PDIP	N-8
ADM706PAR	-40°C to +85°C	8-Lead SOIC_N	R-8
ADM706PAR-REEL	-40°C to +85°C	8-Lead SOIC_N	R-8
ADM706PARZ <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	R-8
ADM706PARZ-REEL <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	R-8
ADM706RAN	-40°C to +85°C	8-Lead PDIP	N-8
ADM706RANZ <sup>1</sup>	-40°C to +85°C	8-Lead PDIP	N-8
ADM706RAR	-40°C to +85°C	8-Lead SOIC_N	R-8
ADM706RAR-REEL	−40°C to +85°C	8-Lead SOIC_N	R-8
ADM706RAR-REEL7	−40°C to +85°C	8-Lead SOIC_N	R-8
ADM706RARZ <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	R-8
ADM706RARZ-REEL <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	R-8
ADM706RARZ-REEL71	-40°C to +85°C	8-Lead SOIC_N	R-8
ADM706SAN	−40°C to +85°C	8-Lead PDIP	N-8
ADM706SANZ <sup>1</sup>	−40°C to +85°C	8-Lead PDIP	N-8
ADM706SAR	−40°C to +85°C	8-Lead SOIC_N	R-8
ADM706SAR-REEL	−40°C to +85°C	8-Lead SOIC_N	R-8
ADM706SARZ <sup>1</sup>	−40°C to +85°C	8-Lead SOIC_N	R-8
ADM706SARZ-REEL <sup>1</sup>	−40°C to +85°C	8-Lead SOIC_N	R-8
ADM706TAN	−40°C to +85°C	8-Lead PDIP	N-8
ADM706TANZ <sup>1</sup>	−40°C to +85°C	8-Lead PDIP	N-8
ADM706TAR	−40°C to +85°C	8-Lead SOIC_N	R-8
ADM706TAR-REEL	−40°C to +85°C	8-Lead SOIC_N	R-8
ADM706TARZ <sup>1</sup>	−40°C to +85°C	8-Lead SOIC_N	R-8
ADM706TARZ-REEL <sup>1</sup>	−40°C to +85°C	8-Lead SOIC_N	R-8
ADM708RAN	-40°C to +85°C	8-Lead PDIP	N-8
ADM708RANZ <sup>1</sup>	−40°C to +85°C	8-Lead PDIP	N-8
ADM708RAR	−40°C to +85°C	8-Lead SOIC_N	R-8
ADM708RAR-REEL	−40°C to +85°C	8-Lead SOIC_N	R-8
ADM708RARZ <sup>1</sup>	−40°C to +85°C	8-Lead SOIC_N	R-8
ADM708RARZ-REEL <sup>1</sup>	−40°C to +85°C	8-Lead SOIC_N	R-8
ADM708SAN	-40°C to +85°C	8-Lead PDIP	N-8
ADM708SANZ <sup>1</sup>	-40°C to +85°C	8-Lead PDIP	N-8
ADM708SAR	-40°C to +85°C	8-Lead SOIC_N	R-8
ADM708SAR-REEL	−40°C to +85°C	8-Lead SOIC_N	R-8
ADM708SARZ <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	R-8
ADM708SARZ-REEL <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	R-8
ADM708TAN	-40°C to +85°C	8-Lead PDIP	N-8
ADM708TANZ <sup>1</sup>	-40°C to +85°C	8-Lead PDIP	N-8
ADM708TAR	-40°C to +85°C	8-Lead SOIC_N	R-8
ADM708TAR-REEL	-40°C to +85°C	8-Lead SOIC_N	R-8
ADM708TARZ <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	R-8
ADM708TARZ-REEL <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	R-8

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

**NOTES** 

ADM706P/ADM706R/ADM706S/ADM706T, ADM708R/ADM708S/ADM708T			
NOTES			