

CMOS 4-Stage Parallel In/Parallel Out Shift Register

with J-K Serial Inputs and True/ Complement Outputs

High-Voltage Types (20-Volt Rating)

■ CD4035B is a four-stage clocked signal serial register with provision for synchronous PARALLEL inputs to each stage and SERIAL inputs to the first stage via JK logic. Register stages 2, 3, and 4 are coupled in a serial D flip-flop configuration when the register is in the serial mode (PARALLEL/SERIAL control low).

Parallel entry into each register stage is permitted when the PARALLEL/SERIAL control is high.

In the parallel or serial mode information is transferred on positive clock transitions.

When the TRUE/COMPLEMENT control is high, the true contents of the register are available at the output terminals. When the TRUE/COMPLEMENT control is low, the outputs are the complements of the data in the register. The TRUE/COMPLEMENT control functions asynchronously with respect to the CLOCK-signal.

 $J\overline{K}$ input logic is provided on the first stage SERIAL input to minimize logic requirements particularly in counting and sequencegeneration applications. With $J\overline{K}$ inputs connected together, the first stage becomes a D flip-flop. An asynchronous common RESET is also provided.

The CD4035B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

Features:


- 4-Stage clocked shift operation
- Synchronous parallel entry on all 4 stages
- JK inputs on first stage
- Asynchronous True/Complement control on all outputs
- Static flip-flop operation; Master-slave configuration
- Buffered inputs and outputs
- High speed 12 MHz (typ.) at VDD = 10 V
- 100% tested for quiescent current at 20 V
 Standardized, symmetrical output
- characteristics 5.V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 138, "Standard Specifications for Description of "B" Series CMOS Devices"

Applications:

- Counters, Registers Arithmetic-unit registers Shift-left – shift right registers Serial-to-parallel/parallel-to-serial conversions
- Sequence generation
- Control circuits
- Code conversion

FIRST STAGE TRUTH TABLE

	t _{n-}		UTS }	tn (OUTPUTS)	
CL	J	ĸ	R	Q _n -1	Qn
	0	x	0	0	0
	Т	x	0	0	I
	x	0	0	1	0
	1	0	0	Q _{n-1}	Qn-1 MODE
	x	1	0	1	I
	x	x	0	Qn-1	Q _{n-i}
×	x	x	I	x	0



CD4035B Types





Fig. 1 — Typical output low (sink) current characteristics.



current characteristics.






Fig. 3 — Typical output high (source) current characteristics.

MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (V _{DD})	
Voltages referenced to VSS Terminal)	-0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to VDD +0.5V
DC INPUT CURRENT, ANY ONE INPUT	
POWER DISSIPATION PER PACKAGE (PD):	
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$	
For T _A = +100°C to +125°C Derate Linearity	
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	
OPERATING-TEMPERATURE RANGE (TA)	
STORAGE TEMPERATURE RANGE (Tstg)	
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max	+265°C







3

COMMERCIAL CMOS HIGH VOLTAGE ICS

20 40 60 80 LOAD CAPACITANCE (CL) - pF 92CS-30362






RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}C$, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V _{DD}	LIMITS		UNITS
	(V)	MIN.	MAX.	
Supply-Voltage Range (For T _A = Full Package-Temperature Range)		3	18	v
Data Setup Time, t _S : J/K Lines	5 10 15	220 80 60		ns
Parallel-In Lines	5 10 15	140 50 40	-	ns
Clock Pulse Width, t _W	5 10 15	200 90 60	-	ns
Clock Input Frequency, fCL	5 10 15	dc	2 6 8	MHz
Clock Rise or Fall Time, t _r CL, t _f CL:	5 10 15	-	15 15 15	μs
Reset Pulse Width, t _W	5 10 15	250 110 80		ns

STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							
	V _O	VIN (V)	V _{DD}	55	-40	+85	+125	Min.	+25	Max.	S
	(V)		5	- 55				Min.	Тур.		L
Quiescent		0,5	10	5 10	10	150 300	150 300	-	0.04	5 10	
Device Current,	-	0,10	10	20	20	600	600		0.04	20	μA
IDD Max.		0,15	20	100	100	3000	3000	-	0.04	100	
· · · · · · · · · · · · · · · · · · ·		0,20	5	0.64	0.61	0.42	0.36		0.08		
Output Low	0.4							0.51	·		
(Sink) Current		0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
UL	1.5	0,15	15	4.2		2.8	2.4	3.4	6.8		
Output High	4.6	0,5	5	-0.64	-0.61	-0.42		-0.51	-1	_	m/
(Source) Current, IOH ^{Min}	2.5	0,5	5	-2	1.8"	-1.3		-1.6		_	
	9.5 13.5	0,10	10 15	- 1.6 - 4.2	1.5	-1.1	0.9	-1.3 -3.4	-2.6 -6.8	-	
· · ·				-4.2			- 2.4				-
Output Voltage:		0,5	5		0		0	0.05	_		
Low-Level, VOL Max.		0,10	10		0		0	0.05			
		0,15	15		0		0	0.05	V		
Output		0,5		4.95				4.95			
Voltage: High-Level,		0,10	10	-	9	9.95					
VOH Min.		0,15	15		14	14.95	15	-			
Input Low	0.5,4.5		5				-	1.5			
Voltage	1,9		10			3			-	3	
V _{IL} Max.	1.5,13.5		15			4			-	4	l v
Input High	0.5,4.5		5	3.5 3.5 -				-			
Voltage,	1,9	-	10	7				7	-		
V _{IH} Min.	1,5,13.5		15			11		11	· - ·		
Input Current I _{IN} Max.		0,18	18	±0.1	±0.1	_±1	±1	_	±10-5	±0.1	μA








Fig. 10 - Dynamic power dissipation test circuit.










Fig. 12 - Input-voltage test circuit.





Fig. 13 - Input-current test circuit.

Fig. 14 — Shift left/shift right register.



Using Couleur's Technique (BIDEC)^{\triangle}, a binary number (most significant bit, MSB) first is shifted and processed, such that the BCD equivalent is obtained when the last binary bit is clocked into the register. The CD4035B, with the correct conversion logic, can also be used as a BCD-to-binary converter.

▲ The basic rule is: If a 4 or less is in a decade, shift with the next clock pulse; if a 5 or greater is in a decade, add 3 and then shift at the next clock pulse. For more information refer to "IRE TRANSACTIONS ON ELECTRONIC COMPUTERS", Dec. 1958, Pages 313-316.

Fig. 15 - BIDEC logic.




Fig. 16(a) – Double sequence generator.

DYNAMIC ELECTRICAL CHARACTERISTICS

At $T_A = 25^{\circ}C$, Input t_r , $t_f = 20 \text{ ns}$, $C_L = 50 \text{ pF}$, $R_L = 200 \text{ k}\Omega$

		TEST DITIONS					
		V _{DD} (V)	Min.	Тур.	Max.	UNITS	
CLOCKED OPERATION					<u></u>		
Propagation Delay Time:		5	-	250	500		
		10	-	100	200	ns	
		15	-	75	150		
Terretation Theory		5	-	100	200		
Transition Time: ^t THL ^{, t} TLH		10	-	50	100	ns	
		15	-	40	80		
		5	-	100	200		
Minimum Clock Pulse Width, t _W		10		45	90	ns	
		15		30	60		
Clock Rise or Fall Time, trCL, trCL*		5,10, 15	-	-	15	μs	
		5	-	110	220		
Minimum Setup Time: J/K Lines		10	- 1	40	80	ns	
J/K Lines		15	-	30	60		
		5	_	70	140		
Parallel-In-Lines		10	-	25	50	រាន	
		15		20	40		
		5	2	4			
Maximum Clock Frequency, fCL		10	6	12	_ ***	MHz	
		15	8	16	-		
Input Capacitance, CIN	Any	Input	-	5	7.5	рF	
RESET OPERATION		·	-				
Propagation Delay Time:		5	—	230	460		
tPHL, tPLH		10	-	100	200	ns	
		15	-	80	160		
		5	-	125	250		
Minimum Reset Pulse Width, t _W		10	. –	55	110	пs	
		15		40	40		

* If more than one unit is cascaded t.CL should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.

2

1	Q1	02	03	04		a ₁	Q2.	03	0,
	Ä	8	C	D		. A	в	C	D
0	0.	0	0	0.	15	1		. 1/11	ំ ា
1	1	0	0	0	14	Ó.	1	13	1
2	0	1	0	0	13	1	0	1	1
5	1	0	1	0	10	0	1	Ö	1
10	0	1	0	1.	5	1	0	1	0
· 4	0	0	1	0	11	1	1	0	1
9	1	0	0	1	6	0	1	1	0
3	1	1	0	0	12	0	0	1	1
6	0	1	1	0	9	1	0	0	1
13	1	0	1	1	2	0	1	0	0
11	1	1	0	1	4	0	0	1	0
7	1	1	1	0	8	0	0	0	1
14	0	1	1	1	1	1	0	0	0
12	0	0	1	1	3	1	1	0	0
8	0	0	0	1	1 7	1	1	1	0

For example, suppose the following two sequences are desired on command (control line E)

Fig. 16(b) - State sequences.





Fig. 17 - Binary-to-BCD converter.



Dimensions and pad layout for CD4035BH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

MPDI002C - JANUARY 1995 - REVISED DECEMBER 20002

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

/д.

- B. This drawing is subject to change without notice.
- /C Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).
 - The 20 pin end lead shoulder width is a vendor option, either half or full width.




MECHANICAL DATA

MSOI002B - JANUARY 1995 - REVISED SEPTEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G**) 8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated