

Data sheet acquired from Harris Semiconductor SCHS076B – Revised June 2003

CMOS Dual Up-Counters

High-Voltage Types (20-Volt Rating)

CD4518B Dual BCD Up-Counter CD4520B Dual Binary Up-Counter

CD4518 Dual BCD Up-Counter and CD4520 Dual Binary Up-Counter each consist of two identical, internally synchronous 4-stage counters. The counter stages are D-type flip-flops having interchangeable CLOCK and ENABLE lines for incrementing on either the positive-going or negative-going transition. For single-unit operation the ENABLE input is maintained high and the counter advances on each positive-going transition of the CLOCK. The counters are cleared by high levels on their RESET lines.


The counter can be cascaded in the ripple mode by connecting Q4 to the enable input of the subsequent counter while the CLOCK input of the latter is held low.

The CD4518B and CD4520B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

MAXIMUM RATINGS, Absolute-Maximum Values:

Features:

- Medium-speed operation —
 6-MHz typical clock frequency at 10 V_☉
- Positive- or negative-edge triggering
- Synchronous internal carry propagation
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin(over full package-temperature range): 1 V at V_{DD} = 5 V 2 V at V_{DD} = 10 V
 - 2.5 V at V_{DD} = 15 V
- 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"



Applications:


- Multistage synchronous counting
- Multistage ripple counting
- Frequency dividers


TRUTH TABLE

CLOCK	ENABLE	RESET	ACTION		
-	1	0	Increment Counter		
0	7	0	Increment Counter		
7	×	0	No Change		
Х		0	No Change		
	0	0	No Change		
1		0	No Change		
Х	х	1	Q1 thru Q4 = 0		

DC SUPPLY-VOLTAGE RANGE, (VDD)

Voltages referenced to V _{SS} Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to V _{DD} +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$	500mW
For T _A = +100°C to +125°C	
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package	Types)100mW
OPERATING-TEMPERATURE RANGE (TA)	55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstq)	65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79$ mm) from case for 10s m	ax +265°C





CD4518B, CD4520B TERMINAL ASSIGNMENT




Fig. 3 — Typical output high (source) current characteristics.




Fig. 1 – Typical output low (sink) current characteristics,




Fig. 2 – Minimum output low (sink) current characteristics.

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	COND	HTION	IS	LIMITS AT INDICATED TEMPERATURES (°C)					(°C)	UNITS	
ISTIC	٧o	VIN	VDD				+25				
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	
Quiescent Device		0,5	5	5	5	150	150	_	0.04	5	μÀ
Current,		0,10	10	10	10	300	300	-	0.04	10	
IDD Max.		0,15	15	20	20	600	600	-	0.04	20	
	-	0,20	20	100	100	3000	3000	-	0.08	100	1
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1.	-	
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	.0.9	1.3	2.6	<u> </u>	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	_	1
Output High	4.6	0,5	5	-0.64	-0.61	0.42	-0.36	-0.51	-1	-	mA
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
Current, IOH Min.	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	
10H WIII.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage:	_	0,5	5	0.05				0	0.05		
Low-Level, VOL Max.	-	0,10	10	0.05				0	0.05		
VUL max.	_	0,15	15	0.05			_	0	0.05	l v	
Output Voltage:	`-	0,5	5	4.95			4.95	5	-	*	
High-Level,		0,10	⊸10		9.95				10	-	
VOH Min.	-	0,15	15	14.95				14.95	15	-	
Input Low Voltage, VIL Max.	0.5, 4.5	-	5	1.5				_	-	1.5	Ì
	1, 9	_	10	3			_	_	3		
	1.5,13.5	_	15	4			_	_	4		
Input High Voltage, VIH Min.	0.5, 4.5	_	5	3.5			3.5	-	_	V	
	1, 9	_	10	7			7				
	1.5,13.5	-	15		1	1		11	_	_	
Input Current IIN Max.	-	0,18	18	±0.1	±0.1	±1	±1		±10 ⁻⁵	±0.1	μА




Fig. 4 — Minimum output high (source) current characteristics.




Fig. 5 — Typical propagation delay vs. load capacitance, clock or enable to output.




Fig. 6 - Typical propagation delay time vs. load capacitance, reset to output.




Fig. 7 — Typical transition time vs. load capacitance.




Fig. 8 — Typical maximum-clock-frequency vs. supply voltage.




Fig. 9 — Typical power dissipation characteristics.

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V _{DD}	LI	UNITS		
	(V)	Min.	Max.	1	
Supply Voltage Range (For TA=Full Package Temperature Range)		3	18	V	
	5	400	·-		
Enable Pulse Width, t _W	10	200		ns	
	15	140			
	5	200	- `		
Clock Pulse Width, tw	10	100		ns	
· · · · · · · · · · · · · · · · · · ·	15	70	. –		
	5		1.5		
Clock Input Frequency, fCL	10	dc	3	MHz	
	15		. 4	'	
Clock Rise or Fall Time, t _r CL or t _f CL:	5 10 15		15 5 5	μs	
	5	250	-		
Reset Pulse Width, t _W	10	110		ns	
**	15	80			

DYNAMIC ELECTRICAL CHARACTERISTICS at TA=25°C; Input tr,tr=20 ns, CL=50 pF, RL=200 K Ω

CHARACTERISTIC	TEST CONDITIONS		ı	IMIT	UNITS	
		V _{DD}	Min.	Тур.	Max.	
Propagation Delay Time, tpHL, tpLH: Clock or Enable to Output		5 10 15	-	280 115 80	560 230 160	
Reset to Output		5 10 15		330 130 90	650 225 170	ns
Transition Time, t _{THL} , t _{TLH}		5 10 15	1 7 -	100 50 40	200 100 80	ns
Maximum Clock Input Frequency, fCL		5 10 15	1.5 3 4	3 6 8		MHz
Minimum Clock Pulse Width, tW		5 10 15		100 50 35	200 100 70	ns
Clock Rise or Fall Time, t _r or t _f :		5 10, 15	_	1 1	15 5	μς
Minimum Reset Pulse Width, tw		5 10 15	-	125 55 40	250 110 80	ns
Minimum Enable Pulse Width, tw	e e	5 10 15	_	200 100 70	400 200 140	ns
Input Capacitance, C _{IN}	Any Input			5	7.5	ρF




Fig. 10 - Dynamic power dissipation.




Fig. 11 - Input voltage.




Fig. 12 — Quiescent device current test circuit.





Fig. 13 — Input leakage-current test orcuit.









Fig. 17 - Ripple cascading of four counters with positive edge triggering.



 ${\it Fig. 18-Synchronous\ cascading\ of\ four\ binary\ counters\ with\ negative\ edge\ triggering.}$



Dimensions and pad layout for CD4518BH chip.



Dimensions and pad layout for CD45208H chip.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils $(10^{-3} \, \text{inch})$.

14 LEADS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.

1

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products & application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265