


SCHS288

## CD54/74AC299, CD54/74AC323 CD54/74ACT299, CD54/74ACT323



# 8-Input Universal Shift/Storage Register with Common Parallel I/O Pins

CD54/74AC/ACT299 - Asynchronous Reset CD54/74AC/ACT323 - Synchronous Reset

#### Type Features:

Buffered inputs

Typical propagation delay:

6 ns @  $V_{CC}$  = 5 V,  $T_A$  = 25° C,  $C_L$  = 50 pF

The RCA CD54/74AC299 and CD54/74AC323 and the CD54/74ACT299 and CD54/74ACT323 are 3-state, 8-input universal shift/storage registers with common parallel I/O pins. These devices use the RCA ADVANCED CMOS technology. These registers have four synchronous-operating modes controlled by the two select inputs as shown in the Mode Select (S0, S1) table. The Mode Select, the Serial Data (DSO, DS7), and the Parallel Data (I/O<sub>0</sub> - I/O<sub>7</sub>) respond only to the LOW-TO-HIGH transition of the clock (CP) pulse. S0, S1 and Data inputs must be present one setup time prior to the positive transition of the clock.

With the CD54/74AC/ACT299, the Master Reset ( $\overline{MR}$ ) is an asynchronous active-LOW input. When  $\overline{MR}$  is LOW, the register is cleared regardless of the status of all other inputs. With the CD54/74AC/ACT323, the Master Reset ( $\overline{MR}$ ) clears the register in sync with the clock input. The register can be expanded by cascading same units by tying the serial output (QO) to the serial data (DS7) input of the preceding register, and tying the serial output (Q7) to the serial data (DSO) input of the following register. Recirculating the (n x 8) bits is accomplished by tying the Q7 of the last stage to the DSO of the first stage.

The 3-state input/output (I/O) port has three modes of operation:

- 1. Both Output Enable (OE1 and OE2) inputs are LOW and S0 or S1 or both are LOW; the data in the register is present at the eight outputs.
- 2. When both S0 and S1 are HIGH, I/O terminals are in the high-impedance state but being input ports, ready for parallel data to be loaded into eight registers with one clock transition regardless of the status of OE1 and OE2.

#### **Family Features:**

- Exceeds 2-kV ESD Protection MIL-STD-883, Method 3015
- SCR-Latchup-resistant CMOS process and circuit design
- Speed of bipolar FAST\*/AS/S with significantly reduced power consumption
- Balanced propagation delays
- AC types feature 1.5-V to 5.5-V operation and balanced noise immunity at 30% of the supply
- ± 24-mA output drive current
  Fanout to 15 FAST\* ICs
  Drives 50-ohm transmission lines

\*FAST is a Registered Trademark of Fairchild Semiconductor Corp.

3. Either one of the two Output Enable inputs being HIGH will force I/O terminals to be in the off state. It is noted that each I/O terminal is a 3-state output and a CMOS buffer input.

The CD74AC/ACT299 and CD74AC/ACT323 are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line small-outline plastic packages (M suffix). Both package types are operable over the following temperature ranges: Commercial (0 to 70°C); Industrial (-40 to +85°C); and Extended Industrial/Military (-55 to +125°C).

The CD54AC/ACT299 and CD54AC/ACT323, available in chip form (H suffix), are operable over the -55 to +125°C temperature range.

This data sheet is applicable to the CD54/74AC299, CD74AC323, CD54/74ACT299, and CD54ACT323. The CD54AC323 and CD74ACT323 were not acquired from Harris Semiconductor.

File Number 1958

**MODE SELECT - FUNCTION TABLE REGISTER OPERATING MODES** 

				INPUTS	S			REGISTER OUTPUTS				
FUNCTION	MR	СР	SO	S1	DS0	DS7	I/On	Q0	Q1	•••	Q6	Q7
Reset (Clear)	i L	X*	Х	X	X	X	X	L	L		Ľ	Ł
Shift Right	• H •		h	1	1	X	X	L	qo		Q5	Q6
	<u>н</u>		h	1	h	X	( X	н	qo		Q5	Q <sub>6</sub>
Shift Left	н	·/	1	h	×	1	X	<b>q</b> 1	q2		Q7	L
	H			h	X	h	X	q1	q2		q,	н
Hold (do nothing)	н		1	1	X	X	X	qo	q1		q <sub>6</sub>	Q7
Parallel Load	н		h	h	X	X		L	L		L	L
	н		h	h	X	x	h	н	н		н	н

\*On CD54/74AC/ACT323, CP must be in transition from the LOW-to-HIGH state to Reset (Clear).

#### **MODE SELECT -- FUNCTION TABLE 3-STATE I/O PORT OPERATING MODE**

FUNCTION			INPUTS/OUTPUTS			
FUNCTION	OE1	OE2	S0	S1	Qn (Register)	I/O <sub>0</sub> I/O <sub>7</sub>
Read Register	L	L	L	X	L	L
	L	L	L	X	н	н
	L	L	x	L	L	L
	L	L	x	L	н	Н
Load Register	X	х	н	н	Qn = I/On	I/On = Inputs
Disable I/O	н	Х	X	X	X	(Z)
	X	н	x	X	Х	(Z)

H = Input voltage high level.

h = Input voltage high one set-up time prior clock transition.

L = Input voltage low level.

I = Input voltage low one set-up time prior clock transition.

qn = Lower case letters indicate the state of the referenced output one set-up time prior clock transition.

X = Voltage level on logic status don't care.

 $\underline{Z}$  = Output in high-impedance state.

= Low-to-high clock transition.




Fig. 1 - Functional diagram

## CD54/74AC299, CD54/74AC323 CD54/74ACT299, CD54/74ACT323

MAXIMUM RATINGS, Absolute-Maximum Values:

$\begin{array}{l} \mbox{DC SUPPLY-VOLTAGE (V_{cc})} \\ \mbox{DC INPUT DIODE CURRENT, } I_{IK} (for V_1 < -0.5 V or V_1 > V_{cc} + 0.5 V) \\ \mbox{DC OUTPUT DIODE CURRENT, } I_{oK} (for V_o < -0.5 V or V_o > V_{cc} + 0.5 V) \\ \mbox{DC OUTPUT SOURCE OR SINK CURRENT per Output Pin, } I_o (for V_o > -0.5 V or V_o \\ \mbox{DC V}_{cc} or GROUND CURRENT (I_{cc} or I_{GND}) \\ \end{array}$	
POWER DISSIPATION PER PACKAGE (PD):	
For $T_A = -55$ to $\pm 100^{\circ}$ C (PACKAGE TYPE E)	
For $T_A = +100$ to $+125^{\circ}C$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For $T_A = -55$ to $+70^{\circ}$ C (PACKAGE TYPE M)	
For $T_A = +70$ to $+125^{\circ}C$ (PACKAGE TYPE M)	. Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T <sub>A</sub> )	55 to +125°C
STORAGE TEMPERATURE (T <sub>sta</sub> )	
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. $(1.59 \pm 0.79$ mm) from case for 10 s maximum	+265°C
Unit inserted into PC board min. thickness 1/16 in. (1.59 mm) with solder contactin	
*For up to 4 outputs per device; add $\pm$ 25 mA for each additional output.	

#### **RECOMMENDED OPERATING CONDITIONS:**

For maximum reliability, normal operating conditions should be selected so that operation is always within the following ranges:

	LIN	1141170	
CHARACTERISTICS	MIN.	MAX.	
Supply-Voltage Range, Vcc*:			
(For T <sub>A</sub> = Full Package-Temperature Range)			
AC Types	1.5	5.5	V
ACT Types	4.5	5.5	V
DC Input or Output Voltage, Vi, Vo	0	Vcc	V
Operating Temperature, T <sub>A</sub>	-55	+125	°C
Input Rise and Fall Slew Rate, dt/dv			1
at 1.5 V to 3 V (AC Types)	0	50	ns/V
at 3.6 V to 5.5 V (AC Types)	0	20	ns/V
at 4.5 V to 5.5 V (ACT Types)	0	10	ns/V

\*Unless otherwise specified, all voltages are referenced to ground.

9

STATIC ELECTRICAL CHARACTERISTICS: AC Series

	<u>.</u>							RATURE	(T <sub>A</sub> ) - °(	C	
CHARACTERIST	ICS	TEST CO	NDITIONS	V <sub>cc</sub>	+	25	-40 t	o +85.	-55 to	o +125	UNITS
		V, (V)	l <sub>o</sub> (mA)	(V)	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
High-Level Input Voltage	ViH			1.5 3 5.5	1.2 2.1 3.85		1.2 2.1 3.85		1.2 2.1 3.85	-	v
Low-Level Input Voltage	ViL			1.5 3 5.5		0.3 0.9 1.65		0.3 0.9 1.65		0.3 0.9 1.65	v
High-Level Output			-0.05	1.5	1.4		1.4	_	1.4	-	
Voltage	Vон	ViH	-0.05	3	2.9	_	2.9		2.9		1
		or	-0.05	4.5	4.4		4.4	—	4.4	-	]
		VIL	-4	3	2.58	—	2.48	—	2.4	—	] V
			-24	4.5	3.94		3.8	—	3.7	-	]
		#, * {	-75	5.5		—	3.85	—	_		
		<i>""</i>	-50	5.5	—	_			3.85	-	
Low-Level Output			0.05	1.5	—	0.1		0.1		0.1	
Voltage	VOL	ViH	0.05	3		0.1		0.1		0.1	
		or	0.05	4.5		0.1		0.1		0.1	]
		ViL	12	3		0.36		0.44	_	0.5	V
			24	4.5		0.36		0.44	—	0.5	
		#, * {	75	5.5		_		1.65			
		<u> </u>	50	5.5						1.65	
Input Leakage Current	t <sub>i</sub>	V <sub>cc</sub> or GND		5.5	_	±0.1	_	· ±1	—	±1	μA
3-Stage Leakage Current	loz	VIH or VIL Vo= Vcc or GND		5.5		±0.5		±5		±10	μA
Quiescent Supply Current, MSI	t <sub>cc</sub>	V <sub>cc</sub> or GND	0	5.5	—	8		80		160	μA

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation. \*Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

#### \_ Technical Data

# CD54/74AC299, CD54/74AC323 CD54/74ACT299, CD54/74ACT323

#### STATIC ELECTRICAL CHARACTERISTICS: ACT Series

						AMBIEN	Т ТЕМРЕ	RATURI	E (T <sub>A</sub> ) - °	с	
CHARACTERIST	ICS	TEST CO	NDITIONS	V <sub>cc</sub> (V)	+	25	-40 to +85		-55 to +125		UNITS
		V, (V)	/, I <sub>o</sub> /) (mA)		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
High-Level Input Voltage	ViH			4.5 to 5.5	2	_	2	_	2	_	v
Low-Level Input Voltage	VIL			4.5 to 5.5		0.8	_	0.8		0.8	v
High-Level Output	ViH	-0.05	4.5	4.4	—	4.4	-	4.4			
Voltage	V <sub>он</sub>	or V <sub>IL</sub>	-24	4.5	3.94		3.8	-	3.7		]
		#, * {	-75	5.5	—	—	3.85	-	—	[ _	V
		<u>"'</u>	-50	5.5	_				3.85	—	]
Low-Level Output		ViH	0.05	4.5		0.1	-	0.1	-	0.1	
Voltage Vol	VOL	or V⊫	24	4.5		0.36		0.44		0.5	l v
		#, * {	75	5.5		_	_	1.65	-	_	1
		<b>"</b> , " [	50	5.5	_	_			_	1.65	1
Input Leakage Current	h	V <sub>cc</sub> or GND		5.5		±0.1	_	±1	·	±1	μA
3-State Leakage Current	loz	V <sub>IH</sub> or V⊾ Vo Vcc or GND		5.5		±0.5		±5		±10	μΑ
Quiescent Supply Current, MSI	lcc	V <sub>cc</sub> or GND	0	5.5	—	8	_	80	_	160	μΑ
Additional Quiescent Current per Input P TTL Inputs High 1 Unit Load	Supply in ∆l <sub>cc</sub>	V <sub>cc</sub> -2.1		4.5 to 5.5		2.4	_	2.8	—	3	mA

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation. \*Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

,

	UNIT LOADS*				
INPUT	299	323			
S1, S0, OE1, OE2	0.83	0.83			
1/0º - 1/01, CP, DS0, DS7	0.67	0.67			
MR	1.33	0.67			

#### ACT INPUT LOADING TABLE

\*Unit load is Alcc limit specified in Static

Characteristics Chart, e.g., 2.4 mA max. @ 25°C.

9

PREREQUISITE FOR SWITCHING: AC Series

			AMBI	ENT TEMPE	RATURE (1	(	1.
CHARACTERISTICS	SYMBOL	V <sub>cc</sub>	-40 t	o +85	-55 te	+125	
		(V)	MIN.	MAX,	MIN.	MAX.	1
Setup Time S1, S0, to CP	tsu	1.5 3.3*	99 11.1		113 12.6		ns
Hold Time S1, S0 to CP	tH	5† 1.5 3.3 5	7.9 0 0 0		9 0 0 0		ns
Setup Time (I/O)n, DS0, DS7 to CP	tsu	1.5 3.3 5	49 5.5 3.9		56 6.3 4.5		ns
Hold Time (I/O)n, DS0, DS7 to CP	tsu	1.5 3.3 5	0 0 0		0 0 0	 	ns
Setup Time MR to CP (323)	tsu	1.5 3.3 5	61 6.8 4.8	-	69 7.8 5.5	-	ńs
Hold Time MR to CP (323)	tH	1.5 3.3 5	0 0 0		0 0 0		ns
Maximum CP Frequency	fmax	1.5 3.3 5	9 78 108	-	8 68 95	-	MHz
CP Pulse Width	tw	1.5 3.3 5	57 6.4 4.6		65 7.3 5.2		ns
MR Pulse Width	tw	1.5 3.3 5	55 6.1 4.4		63 7 5		ns
Recovery Time MR to CP 299	trec	1.5 3.3 5	55 6.1 4.4		63 7 5		ns

\*3.3 V: min. is @ 3 V †5 V: min is @ 4.5 V

		••	AMBI	ENT TEMPE	RATURE (1	۲ <sub>۸</sub> ) - °C	
CHARACTERISTICS	SYMBOL	V <sub>cc</sub>		lo +85	-55 to		
-		<b>(V)</b>	MIN.	MAX.	MIN.	MAX.	
Propagation Delays: CP to Q0, Q7	t <sub>РСН.</sub> t <sub>PHL</sub>	1.5 3.3* 5†		147 16.5 11.7		162 18.1 12.9	ns
CP to (I/O)n	tрін tрні	1.5 3.3 5	 4.9 3.5	154 17.2 12.3	 4.7 3.4	169 18.9 13.5	ns
MR to Q0, Q7 (299 only)	tрін tрні	1.5 3.3 5	 4 2.9	127 14.3 10.2	 3.9 2.8	140 15.7 11.2	ns
MR to (I/O)n	tplн tphl	1.5 3.3 5		158 17.7 12.6	 4.9 3.5	174 19.5 13.9	ns
Enable and Disable Times	tpzl tpzh tplz tplz tphz	1.5 3.3 5	— 5.8 3.8	169 20.4 13.5	 5.6 3.7	186 22.4 14.9	ns
Power Dissipation Capacitance	Cpd§		280	Тур.	280	pF	
Input Capacitance	Cı	_	_	10		10	pF
3-State Output Capacitance	Co	_	_	15	_	15	pF

10

### SWITCHING CHARACTERISTICS: AC Series; tr, tr = 3 ns, CL = 50 pF

\*3.3 V: min. is @ 3.6 V

max. is @ 3 V

†5 V: min. is @ 5.5 V

§CPD is used to determine the dynamic power consumption, per function.  $P_D = C_{PD}V_{CC}^2 f_i + \Sigma (C_L V_{CC}^2 f_o)$  where  $f_i = input$  frequency

max. is @ 4.5 V

 $f_o = output frequency$  $C_L = output load capacitance$  $V_{CC} = supply voltage.$ 

#### PREREQUISITE FOR SWITCHING: ACT Series

		V <sub>cc</sub> (V)	AMBI	1			
CHARACTERISTICS	SYMBOL		-40 to +85		-55 t		
· · · · · · · · · · · · · · · · · · ·			MIN.	MAX.	MIN.	MAX.	1
Setup Time S1, S0 to CP	tsu	5*	7.9	-	9		ns
Hold Time S1, S0 to CP	tíi	5	0		0	_	ns
Setup Time (I/O)n, DS0, DS7 to CP	tsu	5	3.9		4.5		ns
Hold Time (I/O)n, DS0, DS7 to CP	tн	5	0	_	0	_	ns
Setup Time MR to CP (323)	tsu	5*	4.8	-	5.5		ns
Hold Time MR to CP (323)	tн	5	0	_	0	-	ns
Maximum CP Frequency	fmax	5	103	_	90		MHz
CP Pulse Width	tw	5	4.8		5.5	_	ns
MR Pulse Width	tw	5	4.4		5	_	ns
Recovery Time MR to CP (299)	trec	5	4.4	_	5	—	ns

\*5 V: min. is @ 4.5 V

SWITCHING CHARACTERISTICS: ACT Series; t,, tr = 3 ns, CL = 50 pF

		V <sub>cc</sub> (V)	AMBI				
CHARACTERISTICS	SYMBOL		-40 to +85		-55 to	UNITS	
			MIN.	MAX.	MIN.	MAX.	
Propagation Delays: CP to Q0, Q7	t <sub>РСН</sub> трыс	5*	3.3	11.7	3.2	12.9	ns
CP to (I/O)n	t <sub>РЕН</sub>	5	<b>*</b> 3.7	13.2	3.6	14.5	'ns
MŘ to Q0, Q7 (299 only)	t <sub>РLН</sub> tрні	5	3.1	11.1	3.1	12.2	ns
MR to (I/O)n	tрін Трні	5	4.8	16.9	4.7	18.6	ns
Enable and Disable Times	tpiz tpнz tpzi tpzi	5	3.8	13.5	3.7	14.9	ns
Power Dissipation Capacitance	CPD§		280	Тур.	280	Тур.	рF
Input Capacitance	Cı		_	10		10	pF
3-State Output Capacitance	Co			15	_	15	pF

\*5 V: min. is @ 5.5 V max. is @ 4.5 V  $\label{eq:cp} \begin{array}{l} \label{eq:cp} \ensuremath{\S{C_{PD}}} is used to determine the dynamic power consumption, per function. \\ P_D = C_{PD} V_{CC}{}^2 f_i + \Sigma \; (C_L V_{CC}{}^2 f_o) + V_{CC} \Delta I_{CC} \; where \; f_i = input \; frequency \\ f_o = output \; frequency \end{array}$ 

 $C_L = output load capacitance$ 

 $V_{cc} = supply voltage.$ 




Fig. 2 - Clock prerequisite and propagation delays.





Fig. 3 - Master Reset prerequisite and propagation delays.



\*FOR AC SERIES ONLY: WHEN VCC = 1.5 V, RL = 1 k\Omega

Fig. 4 - Three-state propagation delay times and test circuit.

\_ Technical Data

## CD54/74AC299, CD54/74AC323 CD54/74ACT299, CD54/74ACT323





Fig. 5 - Data prerequisite times.



ar-5 42389

Fig. 6 - Test circuit.

	CD54/74AC	CD54/74ACT	
Input Level	Vcc	3 V	
Input Switching Voltage, Vs	0.5 Vcc	1.5 V	
Output Switching Voltage, Vs	0.5 Vcc	0.5 V <sub>cc</sub>	

9

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
CD54AC299F3A	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
CD54ACT299F3A	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
CD54ACT323F3A	NRND	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
CD74AC299M96	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC299M96E4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC323M	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT299M	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT299M96	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT299M96E4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications		
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio	
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive	
DSP	dsp.ti.com	Broadband	www.ti.com/broadband	
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol	
Logic	logic.ti.com	Military	www.ti.com/military	
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork	
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security	
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony	
		Video & Imaging	www.ti.com/video	
		Wireless	www.ti.com/wireless	

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated