

HALIOS® MULTI PURPOSE SENSOR FOR AUTOMOTIVE

PRODUCTION DATA - MAR 26, 2014

RoHS

Features

- Sensor IC based on HALIOS® technology
- Up to 4 sending channels, 1 compensation channel an 1 differential receiver input for various HALIOS® applications
- ▶ 16 bit micro controller 'EL16' with debug interface
- ► Up to 1.5K x 18 (3KByte) SRAM including 2 bit parity per 16 bit word and byte write support
- ► Up to 30K x 22 (60KByte) FLASH including 6 bit CRC checksum per 16 bit word
- ► SPI and I²C communication interface
- SCI interface incl. LIN support
- Watchdog, 32 bit timer, up to 8 GPIOs
- Multiply unit
- AEC-Q100 automotive qualification
- Supply voltage range 2.25V to 2.75V

Ordering Information

Ordering No.:	Temp. Range _{Amb}	Package
E90906A61C	-40°C to +85°C	QFN32L5

Applications


- Optical or capacitive input devices
- Proximity and gesture detection
- Compact HMI interfaces for one-dimensional up to three-dimensional input

General Description

The IC is based on an optical bridge technology which provides a non-mechanical detection of movements.


The system detects the optical reflections of an object in front of the sensor by using a function principle called HALIOS® (High Ambient Light Independent Optical System) which is very effective in the suppression of ambient light and also has self calibration capability to eliminate disturbances caused by housing reflections and scratches.

In the same manner capacitive systems can be addressed by using the integrated charge amplifier.



Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

1 Block Diagram



2 Pinout

2.1 Package Pinout

Package: QFN32L5

Package is according JEDEC MO-220-K, version VHHD-4.




Figure 1. Package Pinout

Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

2.2 Pin Description

No	Name	Type 1)	Description
1	GPIO_7	D_IO	General Purpose IO 7 (Sr)
2	GPIO_6	D_IO	General Purpose IO 6 (Sr)
3	GPIO_5	D_IO	General Purpose IO 5 (Sr)
4	GPIO_4	D_IO	General Purpose IO 4 (Sr)
5	GPIO_3	D_IO	General Purpose IO 3 (Sr)
6	GPIO_2	D_IO	General Purpose IO 2 (Sr)
7	GPIO_1	D_IO	General Purpose IO 1 (Sr)
8	GPIO_0	D_IO	General Purpose IO 0 (Sr)
9	LED1	A_O	LED Driver output
10	VSSLED1,2	S	Ground LED1,2
11	LED2	A_O	LED Driver output
12	LED3	A_O	LED Driver output
13	VSSLED3,4	S	Ground LED3,4
14	LED4	A_O	LED Driver output
15	VSSLEDC	S	Ground LEDC
16	LEDC	A_O	LED Driver output
17	I2C_SDA	D_IO	I2C SDA (Data)
18	I2C_SCL	D_IO	I2C SCL (CLK)
19	VDDC	S	Core Supply 2.5V
20	VSS	S	Ground
21	VDDIO	S	IO Supply 3.3V
22	AMP_KA	A_O	Output 1. stage amplifier at KA
23	AVDD	S	Analog Supply 2.5V
24	KA	A_I	Cathode
25	AN	A_I	Anode
26	AVSS	S	Analog Ground
27	AMP_AN	A_O	Output 1. stage amplifier at AN
28	NRST	D_I	Reset
29	TMODE	D_I	Testmode
30	TM1	A_IO	Analog Testbus, only used for production test. This Pin must be left open.
31	TM0	A_IO	Analog Testbus, only used for production test. This Pin must be left open.
32	VPP	HV_S	FLASH Testmode pin, only used for production test. This Pin must be connected to GND.
-	EP	S	Exposed Die Pad

¹⁾ D = Digital, A = Analog, S = Supply, I = Input, O = Output, HV = High Voltage

3 Operating Conditions

3.1 Absolute Maximum Ratings

Continuous operation of the device above these ratings is not allowed and may destroy the device. All potentials refer to GROUND (GND) unless otherwise specified. Currents flowing into the circuit pins have positive values.

No.	Description	Condition	Symbol	Min.	Max.	Unit
1	Supply voltage: digital core, analog part	Referenced to V _{ss} / A _{vss}	V _{DDC} / A _{VDD}	-0.3	2.8	V
2	IO supply voltage/digital pins (see "type"/chapter)	Referenced to V _{ss}	V _{DDIO}	-0.3	3.7	V
3	Input voltage analog pins (see "type"/chapter)	Referenced to A _{vss}	V _{INA}	-0.3	A _{VDD} + 0.3	V
4	Input voltage digital pins/GPIO (see "type"/chapter)	Referenced to V _{ss}	V _{IND}	-0.3	V _{DDIO} + 0.3	V
5	Ground offset	V_{SS} to A_{VSS} to V_{SSLED}	Ground offset	-0.3	0.3	V
6	Junction Temperature		T _j	-40	+125	°C
7	Storage Temperature		T _{STG}	-50	150	°C

3.2 Recommended Operating Conditions

The following conditions apply unless otherwise stated. All potentials refer to GROUND (GND) unless otherwise specified. Currents flowing into the circuit pins have positive values.

No.	Description	Condition	Symbol	Min.	Тур.	Max.	Unit
1	Supply voltage: analog part, digital core	Referenced to V_{ss} / A_{vss}	V _{DDC} / A _{VDD}	2.25	2.5	2.75	V
2	IO supply voltage/digital pins (see "type"/chapter)	Referenced to V _{ss}	V _{DDIO}	3.0	3.3	3.6	V
3	Filter capacitor analog part	Connected to A_{VDD}	C _{AVDD}		10		μF
4	Filter capacitor digital part	Connected to V _{DDC}	C _{VDDC}		100		nF
5	Ambient operating temperature range		T _{OPT}	-40	25	85	°C
6	Thermal resistance, junction to ambient	QFN32L5	R _{T,J-A}		35		°C/W

All voltages are referred to V_{ss} , and currents are positive when flowing into the node unless otherwise specified.

4 Detailed Electrical Specification

The following conditions apply unless otherwise stated. All potentials refer to GROUND (GND) unless otherwise specified. Currents flowing into the circuit pins have positive values.

4.1 Supply Voltages

No.	Description	Condition	Symbol	Min.	Тур.	Max.	Unit
1	Digital operating current, run mode	FSYS = 8 MHz, system state: run	I _{VDDC}		5.8	12	mA
2	Digital operating current, standby mode	System state: standby	I _{STANDBY}		1.8	5	mA
3	Digital operating current, off mode	System state: off	I _{OFF}			35	μΑ
4	Analog operating current	MCR[13:12] ="11" PCR[14:13] ="11"	I _{AVDD}		3.5	5	mA
5	Analog operating current	Analog on = 0	I _{AVDD OFF}			15	μΑ
6	Over all current consumption in application mode	Active mode 1)	I _{ACTIVE}		2.0	2.25	mA
7	Over all current consumption in application mode	Idle mode (I _{IDLE} = I _{OFE} + AVDD OFF)	I _{IDLE}		19 ²⁾	88	μΑ
8	State change from STANDBY to RUN mode	_	T _{STANDB} -			3	1/ FSYS
9	State change from OFF to RUN mode		T _{OFF2RUN}			5	1/ FSYS

¹⁾ In application mode the current consumption is calculated from the duty cycle of the digital operating current and the analog operating current.

MCR - Measurement Configuration Register

PCR - Preamplifier Configuration Register

²⁾ at 25℃

4.2 Reset Generation

No.	Description	Condition	Symbol	Min.	Тур.	Max.	Unit
1	Power on reset level	Reference is V _{DDC}	V _{POR}			2.25	V
2	Brown out high-to-low threshold level	Reference is V _{DDC}	V _{BOHL}	1.7			V
3	Brown out reset hysteresis		V _{BOHYST}	100	200	300	mV
4	Minimum supply voltage for power on reset and brown out circuit 1)		VDDmin		0.9		V
5	NRST-pin threshold level		NRST _{LH}	0.35	0.5	0.65	V _{DDIO}
6	Pull up current NRST-pin	$V_{NRST} = V_{DDIO}$	I _{NRSTPU}	15	35	60	μΑ
7	Min. pulse width for a valid reset at pin NRST (debouncing)	$V_{DDC} > V_{DDC min}$	T _{DEBNRST}	1.0		-	μs
8	Delay Watchdog start => reset 1)		T _{wdog}		timer value		1/ FSYS

¹⁾ Will not be tested in production test

4.3 Internal Clock Generation

4.3.1 Reference Clocks

No.	Description	Condition	Symbol	Min.	Тур.	Max.	Unit
1	Wakeup clock frequency	Within rec- ommended operating conditions	FWK	108.2	128.0	147.2	kHz
2	Master clock	Within rec- ommended operating conditions	FSYS	7.2	8.0	8.8	MHz

4.4 Module Description

4.4.1 I²C Interface

No.	Description	Condition	Symbol	Min.	Тур.	Max.	Unit
1	SDA/SCL: Input voltage low		V _{IL}	-0.3		0.3 x V _{DDIO}	V
2	SDA/SCL: Input voltage high		V _{IH}	0.7 x V _{DDIO}		V _{DDIO} + 0.3	V
3	SDA/SCL: Hysteresis of Schmitt trigger inputs 1)	V _{DDIO} > 2.0 V	V_{hys}	0.05 x V _{DDIO}		-	V
4	SDA/SCL: Output voltage low (open drain)	I = 3 mA, V _{DDIO} > 2.0 V	V_{OL}			0.4	V
5	SDA/SCL: Input current	0 < V _{IN} < V _{DDIO}	\mathbf{I}_{i}	-10		10	μΑ
6	SDA/SCL: capacitance 1)		C _i	-		10	pF
7	SCL clock frequency		$f_{\scriptscriptstyleSCL}$	0		400	kHz
8	Hold time (repeated) START condition ¹⁾		t _{HD.:STA}	600		-	ns
9	LOW period of SCL clock		t_{low}	1300		-	ns
10	HIGH period of SCL clock		$t_{_{HIGH}}$	600		-	ns
11	Set-up time for repeated start condition 1)		t _{su.:STA}	600		-	ns
12	Data hold time 1)		$t_{\scriptscriptstyle{HD.DAT}}$	0		900	ns
13	Data set-up time 1)		$t_{\scriptscriptstyle{SU:DAT}}$	100		-	ns
14	Rise time of SDA and SCL signals with a bus capacitance (C _p) from 10 pF to 400 pF ¹⁾		t _r	20 + 0.1 x C _b		300	ns
15	Fall time of SDA and SCL signals with a bus capacitance (C _p) from 10 pF to 400 pF ¹⁾		t _f	20 + 0.1 x C _b		300	ns
16	SDA/SCL: Output fall time from VIH to VIL with a bus capacitance (C _b) from 10 pF to 400 pF ¹⁾		t _{of}	20 + 0.1 x C _b		250	ns
17	Set-up time for STOP condition 1)		t _{su:sto}	600		-	ns
18	Bus free time between STOP and START 1)		t _{BUF}	1300		-	ns
19	Pulse width of spikes which must be suppressed by the IC-internal input filter		t _{sp}	0		30	ns

¹⁾ Will not be tested in production test

4.4.2 SPI Module

No.	Description	Condition	Symbol	Min.	Тур.	Max.	Unit
1	SCK pulse low width / pulse high width	transfer	Tck	4			1/ FSYS
2	First SCK after falling CSB	start of transfer	Tcs1	2			1/ FSYS
3	Last SCK before rising CSB	end of transfer	Tcs2	2			1/ FSYS
4	Setup time		Tsetup	1			1/ FSYS
5	Hold time		Thold	1			1/ FSYS
6	Data out after shift		Tso			3	1/ FSYS
7	CSB high time		Tcsh	2			1/ FSYS
8	Data out change from Z to driven data	start of transfer	Tz1			1	1/ FSYS
9	Data out change from driven data to Z	end of transfer	Tz2			1	1/ FSYS

4.4.3 GPIO Module

No.	Description	Condition	Symbol	Min.	Тур.	Max.	Unit
1	Threshold point		GPIO _{TH}	1.2	1.32	1.46	V
2	Pull down resistor	$V_{IN} > 0.75 \cdot V_{DDIO}$	R _{GPIOPD}	45		155	kΩ
3	Output Voltage Low	GPIOIOL=4 mA; V _{DDIO} =3.3 V	GPIOVOL			0.5	V
4	Output Voltage High	GPIOIOH=-4 mA; V _{DDIO} =3.3 V	GPIOVOH	2.4			V
5	Low Level Output Current	GPIOVOL=0.4V	GPIOIOL	4		17	mA
6	High Level Output Current	GPIOVOH=2.4V	GPIOIOH	-25.6		-6	mA
7	Tri-State Input/Output Leakage Current	Vout=V _{DDIO} or 0 V	GPIOILC	-5		5	μΑ

4.4.4 HALIOS® Interface

4.4.4.1 Current Generation for LED Modulators

No.	Description	Condition	Symbol	Min.	Тур.	Max.	Unit
1	DAC resolution		N		10		bit
2	Integral non linearity (INL)		E _i		2		LSB
3	Differential non linearity (DNL)		E _d		2		LSB
4	DAC output voltage at full scale		V _{MAX}	1	1.22	1.5	V

Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

4.4.4.2 LED Driver 1 - 4

No.	Description	Condition	Symbol	Min.	Тур.	Max.	Unit
1	Regulated proportion of LED current @ DAC = 0	DAC = 0	I _{R_MINS}			5 % if I _{R_MAXS} 1)	mA
2	Max. regulated proportion of LED current (RANGE)	RANGE = 31, DAC = 1023	I _{R_MAXS}	6	10	14	mA
3	Stepsize for regulated cur- rent-range configuration		I _{R_STEPS}	90	290	440	μΑ
4	Resolution current-range configuration		N _{RS}		5		bit
5	Max. fixed proportion of LED current (OFFSET)	OFFSET = 31	I _{O_MAXS}	6.5	10	13.5	mA
6	Stepsize for fixed offset-cur- rent configuration		I_STEPS	90	290	440	μΑ
7	Resolution offset-current configuration		N _{os}		5		bit
8	DC-bias current		I _{BIAS S}	60	225	400	μΑ

¹⁾ I_{R_MAXS} is the maximum current selected with parameter RANGE

4.4.4.3 LED Driver C

No.	Description	Condition	Symbol	Min.	Тур.	Max.	Unit
1	Regulated proportion of LED current @ DAC = 0	DAC = 0	I _{R_MINC}			5 % of I _{R_MAXS} 1)	mA
2	Max. regulated proportion of LED current (RANGE)	RANGE = 31, DAC = 1023	I _{R_MAXC}	2	4	6	mA
3	Stepsize for regulated cur- rent-range configuration		I _{R_STEPC}	30	125	200	μΑ
4	Resolution current-range configuration		$N_{_{RC}}$		5		bit
5	Max. fixed proportion of LED current (OFFSET)	OFFSET = 127	I _{O_MAXC}	3	5	7	mA
6	Stepsize for fixed offset-cur- rent configuration		I _{O_STEPC}	7	40	70	μΑ
7	Resolution offset-current configuration		N _{oc}		7		bit
8	Minimal value for DC-bias current		I _{BIA_C0}	30	100	200	μΑ
9	Stepsize for DC-bias current		DCO STEPC	0.5	2.5	3.6	mA
10	Max. DC-bias current (DC_OFFSET)	DC_OFFSET = 15	I _{DCO_MAXC}	20	37.6	50	mA

¹⁾ $I_{R\ MAXS}$ is the maximum current selected with parameter RANGE

4.4.4.4 Receiver

No.	Description	Condition	Symbol	Min.	Тур.	Max.	Unit
1	Feedback resistor of 1. stage amplifier at input KA and AN; bit 0, bit 1 = 1		R _f		50		kΩ
2	Feedback capacitor of 1. stage amplifier at input KA and AN; bit 2, bit 3 = 1		C _f		3.6		pF
3	DC photo-current Gyrator mode; bit 9, bit 10 = 1		l DC_photo			1000	μΑ
4	Voltage at amplifier input KA		V _{KA}		1.9		V
5	Voltage at amplifier input AN		V _{AN}		1.3		V
6	Corner frequency highpass filter		f _G		10		kHz
7	Gain amplifier 2. stage		G_0	4	6	8	dB
8	Gain amplifier 3. stage	PCR[8:7]="01"	G_3	10	12	14	dB
9	Gain amplifier 3. stage	PCR[8:7]="00" or "11"	G ₃	22	24	26	dB
10	Gain amplifier 3. stage	PCR[8:7]="10"	G_3	31	36	38	dB
11	Total gain sym. input	PCR[8:7]="01"	G _{TOT}	114	118	122	dBΩ
12	Total gain sym. input	PCR[8:7]="00" or "11"	G _{тот}	126	130	134	dBΩ
13	Total gain sym. input	PCR[8:7]="10"	G _{TOT}	138	142	146	dBΩ
14	Total gain nonsym. input	PCR[8:7]="01"	G _{TOT}	108	112	116	dBΩ
15	Total gain nonsym. input	PCR[8:7]="00" or "11"	G _{TOT}	120	124	128	dBΩ
16	Total gain nonsym. input	PCR[8:7]="10"	G _{TOT}	132	136	140	dBΩ
17	Center frequency	1)	f _c		125		kHz
18	Resolution demodulator output		N _{DEMOD}		1		bit
19	Capacitance of photo diode at input KA	1)	C _{DIODE}			70	pF
20	Internal reference current		I _{BIAS}	5	10	16	μΑ

PCR - Preamplifier Configuration Register

¹⁾ Will not be tested in production test

5 Functional Description

5.1 Introduction

The general architecture of the 3D-optical input device is shown in the system block diagram.

The CPU is connected to the memory (FLASH and SRAM) and the peripheral modules via the internal system bus. The system bus provides a 16 bit address space and allows 8 and 16 bit data transfers.

The memory contains the program code and the data. Memory and registers are mapped to the global memory map and can be accessed through all memory related operation provided by the CPUs instruction set. The memory of the ASIC consists a FLASH cell up to 30Kx22 (60KByte) including 6 additional bits per word used as CRC for error detection and error correction and a SRAM cell up to 1.5Kx18 (3KByte) including 2 bit parity per word.

The Interrupt Controller collects requests from all interrupt sources and provides an interrupt signal to the CPU. Interrupt sources can be masked within the interrupt controller. Interrupts are generated by the modules and hold until they are cleared within the module. See module description for clearing procedures.

The SPI can be configured either as a master or a slave. Transfer length is eight bit and can be extended by a multiple of eight bit. Data FIFOs are provided for transmit and receive tasks.

The SCI provides the standard NRZ (Non Return to Zero) mark/space data format where each frame contains one start bit, eight data bits and one stop bit. Several features are implemented for special LIN support.

The timer module contains a 32 bit timer module as well as a watchdog timer. Additionally a second timer module operating on wakeup clock is implemented that remains active even in off mode, so it can be used for a periodical wake up from off mode for applications that require a low current consumption.

8 IO port pins can either be configured as general purpose IO's or can be configured as ports for the SPI or SCI module. Additionally two ports are reserved for the I²C slave interface.

The clock and reset generator module provides the system clock and the global reset signal. A power-on-reset, brown out detect and a power watch are implemented. As external reset source a reset input will be considered. The system clock is generated by an on-chip oscillators. A more detailed diagram of the clock/reset generation block (CRG) is shown in the following sections.

5.2 Supply Voltages

5.2.1 Block Diagram




Figure 2. Block Diagram Supply Voltages

5.2.2 Functional Description

Three separate power supplies are needed to operate the IC. The core voltage supplying all digital blocks, the analog parts needed for the oscillator and supply observation as well as the preamplifiers of the output pads and the IO supply which powers the post drivers of the GPIO pads. The third supply is used for the HALIOS® measurement analog part. In the figure above the different power supply regions are depicted.

5.2.3 Power Up Sequence Considerations

During power-up the power-on-reset configures all pads as inputs consequently disabling the output drivers. The IO supply is watched after power up if the core supply is in the specified range and causes a reset if it leaves the allowed region. The core supply is watched via a brown out circuit.

The pads will remain input pads as long as the software does not reconfigure them.

According the following diagram it must be guaranteed that ADVV / DVVC is not switched on before VDDIO. NRST can be switched on if the VDDIO and AVDD/DVVC are stabilized on its potential.

A >= 0ms

B > 5ms (recommended)

To avoid floating gates, A < 100μ s is recommended.

Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.




Figure 3. Power Up Sequence: A >= 0 ms; B > 5 ms

5.2.4 Power Down Sequence Considerations

During power down the chip will enter the reset state as soon as the core or IO supply leaves the specified region bringing all pads into input configuration again.

Note: It has to be assured that VDDIO – VDDC > -0.3V at any time during power up and power down.

5.3 Brown Out Detection

5.3.1 Timing Diagram




Figure 4. Brown-Out timing diagram

5.3.2 Functional Description

The brown out detection of the chip will cause a reset whenever the core or IO power supply falls below the specified region. An over-voltage protection is not implemented. The circuit will not be operational when the core supply is below VDDmin. In these cases the power-on-reset will take care of proper reset generation.

5.4 Reset Generation

5.4.1 Reset Generation (RESGEN)

The IC is equipped with a reset input pin which can be used to reset the chip. Any low pulse longer than T_{DEBNRST} on the external reset line will be sensed and causes an IC reset.

The IC contains different dynamic and static reset sources. The static sources trigger the master reset as long as the cause for the reset persists. The dynamic sources trigger the reset for a defined minimum reset time. After that time has expired the system reset is released. In case the dynamic source is still signaling a reset the reset is re-triggered.

Static reset sources:

- A power up sequence of the core voltage (power on reset)
- Brown out of the core voltage

Dynamic reset sources:

- Uncorrectable FLASH CRC error
- SRAM parity error
- CPU register parity error
- Watchdog timeout
- Uncorrectable trim register ECC error




Figure 5. Timing of the external reset signal

Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

5.4.2 Power-On-Reset

5.4.2.1 Timing Diagram




Figure 6. Power-On-Reset timing digram

5.4.2.2 Functional Description

The power on reset is designed to cause a reset during the power on cycle of the chip. The reset will be deactivated when the supply crosses V_{POR} .

After the power up sequence the power on reset block will only cause a new reset if the power supply voltage drops below VDDmin and the rise and fall times of the supply are below the specified values.

5.5 System States

system state	EL16	SPI, watchdog, timer1, GPIO	wakeup timer	I ² C interface	current consup- tion
RUN	ON	ON	ON	ON	IRUN
STANDBY	halted	ON	ON	ON	ISTANDBY
OFF	halted	halted	halted	ON	IOFF




Figure 7. System States Diagram

Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

1. RUN state:

- master clock = FSYS
- wakeup clock = FWK
- standby state by setting CPUOFF flag (CPU status register) -> entering STANDBY state
- off state by setting CPUOFF flag and MCLKOFF flag (CPU status register) -> entering OFF state
- note: after setting the MCLKOFF and/or CPUOFF bit in the CPU status register the following instruction will be
 executed, the next will be fetched, then standby or off mode will be entered. Therefore it is recommended to
 execute two NOP instructions after setting the corresponding bits in the status register. The STANDBY or OFF
 state has to be entered in a save state without enabled interrupts.

2. STANDBY state:

- CPU halted (no system bus requests -> standby of FLASH and SRAM)
- master clock = FSYS
- wakeup clock = FWK
- wakeup by any interrupt -> returns to RUN state
- wakeup by SYS NRST event (see Reset Generation Diagram) -> returns to RUN state

3. OFF state:

- master clock = off
- wakeup clock = on / off (defined by application software, CPU status register)
- wakeup by specific (external) signal event (I2C or wakeup timer) -> returns to RUN state
- wakeup by SYS_NRST event (see Reset Generation Diagram) -> returns to RUN state

5.6 System Failsafe Features

failsafe feature	asserts interrupt	asserts reset
FLASH CRC (bit error corrected)	X	
FLASH CRC (uncorrectable bit error)		Χ
empty (erased) FLASH word read detection		Х
FLASH write detection	X	
RAM byte parity		Х
uninitialized RAM word / byte read detection		X
CPU register parity		X
CPU undefined opcode detection	X	
CPU misaligned word access detection	X	
opcode execution memory protection	X	
stack overflow detection	X	
invalid module register access detection	X	
watchdog time-out		Χ
watchdog window protection	X	
brownout detection (supply voltage monitoring)		X
system clock monitoring		X

5.7 HALIOS® Interface

5.7.1 HALIOS® Block Diagram




Figure 8. HALIOS® Block Diagram

5.7.2 HALIOS® Features

In order to be able to realize optical as well as capacitive sensors the input amplifier can be changed in its characteristic between transimpedance amplifier and charge amplifier. This is achieved by changing the feedback impedance. To have a good immunity to noise the receiving path consists of a symmetrical differential input.

The HALIOS® ASIC contains a configurable current driver interface. In the case of an optical sensor it is possible to drive up to four sending LEDs and one compensation LED. If a capacitive sensor should be realized, the current is converted into a voltage by connecting pullup resistances at the outputs LEDx. The HALIOS® measurement loop is closed by a 10 bit DAC which regulates the output current for the sending/compensation LED. The DAC is controlled by a counter that sets the DAC dependent on the received signal amplitudes up or down.

To follow fast signal changes the counter can be increased or decreased by 1, 2, 4 or 8 steps, this is called the step size that is set due to the number of up/down-counts in the same direction. To start a new measurement the interface is configured with the counter-value and the step size (generally the values from the last measurement), the LED configuration and the current configuration for the LED driver. The measurement regulates the DAC and performs 25 counter steps to follow the actual reflection conditions of the sensor. After one measurement the interface returns the counter-value, the mean-value (it is calculated from the last 16 counter-steps during one measurement) and the stepsize from the last integrator cycle.

Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

After the automated measurement cycle is finished an interrupt appears if the interrupt is enabled. The interrupt is used to wake the system from standby mode.

The HALIOS® clock is adjustable in 5 frequencies (FSYS=8 MHz):

- 167 kHz
- 125 kHz (default)
- 100 kHz
- 83 kHz
- 71 kHz

5.7.3 HALIOS® Module Registers

Register Name	Address	Description
Start Value Counter	0x00	
Measurement Configuration	0x02	
Measurement Configuration HALIOS® Clock	0x04	
Current Configuration Phase A	0x06	
Current Configuration Phase B	0x08	
Current Configuration Compensator Offset	0x0A	
Measurement Result: Counter Value	0x0C	
Measurement Result: Mean Value	0x0E	
Interrupt	0x10	
Preamplifier Configuration	0x12	
Send Frequency Select	0x14	

Register Start Value Counter (0x00)

	MSB															LSB
Content	15: 12					10	9:0									
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R/W	R/W	R/W	R/W	R	R/W										
External access	R/W	R/W	R/W	R/W	R	R/W										
Bit Description	15:12: STZ: Startup step size for one step of the integrator (range: "0001", "0010", "0100" or "1000") 10: 0 - normal settling time of optical gyrator															

Register Measurement Configuration (0x02)

	MSB															LSB
Content	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
External access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit Description	ment 14: A 13: E put is ('0' = 12: A 11: F 10: F ('0' = 9: LE Note 6: LE Note 5: LE Note 4: LE Note 3: LE 1: LE 0: LE	t. Afte ACCON Deactive Sused active AON: C FIXA: S Variab D C A: : Bits 9 D C B: D C B: D A B: : not a D A B: : not a	r meas I: En/c vation e, '1' = Contro ets the lets the lets the lets the Decide vailable vailable Decide vailable Decide vailable Decide	deacti deacti l of an e LEDs e LEDs = fixed des if L des if L ble in v des if L ble in v des if L des if L des if L des if L	ent the state of t	e bit reaccelet to reaccelet to reaccelet to reaccelet to reaccelet to reaccelet active	esets ration duce of ('0' = n phase n phase for the forth diversifor the liversifor the forth diversifor the forth for the forth forth for the forth for the forth for the forth for the forth f	itself. of the current off, '1' ie B to se A to e mea e mea on 2 e mea	= on) fixed fixed suremersurementsurem	sendir sendir nent ('O nent ('O nent ('O nent ('O nent ('O nent ('O	('0' = con in the continuous of the continuous o	disable the case rent ('' rent f, '1' =	ed, '1' = se than 0' = va on) on) on) on) on) on) on)	erts m = enab t only riable	led) the K <i>I</i>	A in-

Register Measurement Configuration HALIOS® Clock (0x04)

	MSB															LSB
Content												4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W
External access	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W
Bit Description	3 : Po Note 2 : Po Note 1 : Po	larity : not a larity : not a larity	of LEC of LEC availab of LEC availab of LEC of LEC	04 Mo ole in v 03 Mo ole in v 02 Mo	dulato ersior dulato ersior dulato	or clock 1 and or clock 1 and or clock	k ('0' = 1 versi k ('0' = 1 versi k ('0' =	norm on 2 norm on 2 norm	ial, '1' = al, '1' = al, '1' =	= inver = inver = inver	rted) rted) rted)					

Register Current Configuration Phase A (0x06)

	MSB															LSB
Content							9:5					4:0				
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R/W									
External access	R	R	R	R	R	R	R/W									
Bit Description	9:5 : OFF: Offset phase A 4:0 : RNG: Range phase A															

Register Current Configuration Phase B (0x08)

	MSB															LSB
Content							9:5					4:0				
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R/W									
External access	R	R	R	R	R	R	R/W									
Bit Description	9:5 : OFF: OFFSET phase B 4:0 : RNG: RANGE phase B															

Register Current Configuration Compensator Offset (0x0A))

	MSB															LSB
Content					11:8					6:0						
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R/W	R/W	R/W	R/W	R	R/W						
External access	R	R	R	R	R/W	R/W	R/W	R/W	R	R/W						
Bit Description	11:8 : DC_OFFSET current LEDC (4 Bit) 6:0 : OFFSET compensation LEDC															

Register Measurement Result: Counter Value (0x0C)

	MSB															LSB
Content	15: 12						9:0									
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
External access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit Description	15:12 9:0 :	15:12 : STZ: Stepsize integrator 9:0 : COUNT: Integrator value from the measurement														

HALIOS® MULTI PURPOSE SENSOR FOR AUTOMOTIVE

PRODUCTION DATA - MAR 26, 2014

Register Measurement Result: Mean Value (0x0E)

	MSB															LSB
Content	15: 12				11:0											
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
External access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit Description	15:12 11:0	: STZ : MEA	: Step N: Me	size in an va	tegrat lue fro	or m the	meas	ureme	ent							

Register Interrupt (0x10)

	MSB							LSB
Content							1	0
Reset value	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R/W	R/W
External access	R	R	R	R	R	R	R/W	R/W
Bit Description	0 - no influ	ALIOS® inter HALIOS® inte	·					

Register Preamplifier Configuration (0x12)

	MSB															LSB
Content	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
External access	R/W	V R/W														
Bit Description	('0' = Bias of 14 13 1 1 1 1 0 0 0 0 0 1 1 1 1 1 1 1 1 1	PM locurren IB 2µA 10µµ 130µ Deacti	w and t A A Vate C Vate C betwee availabe etwee availab lification AN Inp of the rmal, ampli ampli ampli	igratory igratory igratory een opt een opt out off ut off Switc 1' = in fier Al fier Ka fier Ka fier Ka	r at AN r at KA tical a rersior ical an ersior 3. Sta : ('0' = : ('0' = : h betwerted verted verted verted verted verted verted verted verted verted verted verted verted verted	N high N inpu N inpu nd cap n 1 and d cap n 1 and ge AN on, '1' ween l) t: CF F t: CF F t: RF F	t: ('0' = t: ('0' = pacitive d versid versid versid telephone tele	= on, '1 = on, '1 e gyrat on 3 e gyrat on 3	L' = off L' = off ator at l cor at l pacito pacito pacito pacito	f) : AN in KA inp nd sum	nput: ('0 ut: ('0 tivatio tivatio	on am	ptical, '1 cical, '1 plifier: = on, ' = on, '1'	'1' = cap L' = cap 1' = of 1' = off) = off)	pacitiv ity inv	e)

Register Send Frequency Select (0x14)

	MSB															LSB
Content														2:0		
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
Internal access	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W
External access	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W
Bit Description	2:0 : Send frequ sfreq reset)S® sers sfreq) = FSYS = 37		quenc	y selec	t									

5.7.4 Current Generation for LED Modulators




Figure 9. Block Diagram Modulator

This block is used to generate the switched part of the LED-current. The DAC produces an output voltage between 0 and V_{REF} with a resolution of 10 bit. With the help of the amplifier a second voltage is generated which runs interdependently at the same time between V_{REF} and 0 in a way, that the sum of both voltages has a fix value.

These two voltages feed two voltage to current (V/I) converters with a 5 bit digitally adjustable transconductance for independently setting the control range. An individually adjustable offset current is added using three additional V/I-converters.

The setting of the range and offset is done individually for each V/I-converter and LED respectively.

The inputs of the first two V/I-converters can be set to a fixed voltage (not shown for simplicity) to have one branch of the HALIOS® system unregulated at a fixed current level. The outputs are fed into a current mirror to multiple currents for the LED drivers.

5.7.5 LED Driver 1 - 4




Figure 10. Block Diagram "LED Driver 1 - 4"

This diagram shows the signal flow of one LED driver. The input can be set to a current which increases with the DAC-value (IAx) in clock phase P or clock phase M or to a current which decreases with increasing DAC-value (IBx) in clock phase M or clock phase P. Setting none of the switches LEDxA and LEDxB the driver is inactive. Additionally the LED is biased with a DC-current to have a more linear characteristic, to increase the speed and to reduce the differential voltage drop between turn on and turn off for a low electrical crosstalk between the LEDs and the receiver input.

5.7.6 LED Driver C




Figure 11. Block Diagram "LED Driver C"

Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

This driver has a special functionality since it is optimized for HALIOS®-loops with a strong asymmetry. This situation is typical in proximity applications. An offset current can be added which is generated in the central current generation block. This can be useful in proximity applications when there is a large optical coupling from the sending LEDs into the receiver.

Additionally the DC current (IDC) of the LEDC output can be set to a value up to several tenth of milliamps with a resolution defined by a four bit DAC. The purpose of this is to improve the temperature behaviour by equalizing the power consumption of the LEDC with the LED1 - 4.

The DC current IDC allows to approach the operating point of LEDC closer to the operating point of LED1..4. Because the power consumption of LEDC is much lower than of LED1..4, the operating points of the LEDs differ. With IDC the operating point of LEDC is adjusted to get a similar operating point like LED1..4 and therefore a compensated temperature behaviour within the system.

5.7.7 Current Equations

Presupposed, the sending phase is Phase B:

In the regulated current mode (FIXB = '0') the total sending current is:

(1)
$$I_{SEND} = \left[I_{OFFSET_S} + \frac{1023 - I_{REGULATE}}{1023} \cdot I_{RANGE_S}\right] \cdot CLK_S + I_{BIAS_S}$$

- (2) $I_{REGULATE} = 0...1023$ (10 bit DAC)
- (3) $I_{OFFSET_S} = OFFSET_S \cdot I_{O_STEPS_S}$
- (4) $I_{RANGE\ S} = RANGE_S \cdot I_{R\ STEPS\ S}$
- (5) $CLK_s = '1'$ or '0' (Phase B; polarity P or N)

In the constant current mode (FIXB = '1') the total sending current is:

(6)
$$I_{SEND} = \left[I_{OFFSET_S} + \frac{I_{RANGE_S}}{2} \right] \cdot CLK_S + I_{BIAS_S}$$

Presupposed, the compensating phase is Phase A:

In the regulated current mode (FIXA = '0') the total compensating current is:

(7)
$$I_{COMP} = \left[I_{OFFSET_C} + \frac{I_{REGULATE}}{1023} \cdot I_{RANGE_C} \right] \cdot CLK_C + I_{BIAS_C} + I_{DC}$$

- (8) $I_{REGULATE} = 0...1023$ (10 bit DAC)
- (9) $I_{OFFSET_C} = OFFSET_C \cdot I_{O_STEPS_C}$
- (10) $I_{RANGE\ C} = RANGE_C \cdot I_{R\ STEPS\ C}$
- (11) $CLK_C = '1'$ or '0' (Phase A; polarity P or N)
- (12) I_{DC} = Current for temperature compensation

In the constant current mode (FIXA = '1') the total sending current is:

(13)
$$I_{SEND} = \left[I_{OFFSET_S} + \frac{I_{RANGE_S}}{2}\right] \cdot CLK_S + I_{BIAS_S} + I_{DC}$$

5.7.8 Receiver




Figure 12. Receiver Block Diagram

The receiving path uses a amplifier with a symmetrical differential input with two stages. The first stage consists of two amplifiers having each its own reference voltage. The second stage does the differential to single ended conversion and has a amplification factor of 2. The behavior of the first stage can be chosen between transimpedance amplifier (TIA) and charge amplifier by using different internal feedback impedances.

The output signal of the second stage is then amplified with an third amplifier stage separated by a high pass filter to remove disturbing signals and amplifier offsets. The demodulator samples the voltages at the output of the amplifier during phase A and phase B, takes the difference and delivers the sign of this difference to its output. Hevel means A > B and L-level means A < B.

In the case a photodiode is used at the inputs KA and AN the first stage should configured as TIA and the gyrator, which suppresses the DC photocurrent, must be activated. The voltage difference between the two reference voltage sources of the first stage amplifiers is 0.5V and ensures a reverse voltage at the photodiode.

If the amplifier is used as a capacitive sensor the capacitive gyrator must be switched on (Bit12 of register preamplifier configuration). The first stage can be configured as charge amplifier or as TIA dependent on the application. If the feedback capacitance should be larger than internal available also external feedback capacitors can be used. The switch between the first stage and the second stage allows to invert the polarity of the signals. This function is needed if the AN input is used as ground referenced input. In order to have a negative feedback of the HALIOS® regulation loop the polarity must be changed. In the case the KA and AN input are used as 2:1 MUX input for two ground referenced sensors it is also possible to switch one of the inputs in high resistance state.

6 Microcontroller EL16H6

The EL16H6 is based on a 16-bit RISC CPU core. It includes a 30Kx22 (60 Kbyte) FLASH Memory with 6 bit CRC checksum per 16 bit word and a 1.5Kx18 (3 Kbyte) SRAM with byte write support. It provides up to 16 general purpose I/O's, one synchronous Serial Peripheral Interface (SPI) and one asynchronous Serial Interface (SCI). SPI and SCI can be mapped to the IO port or to the D2D port. Furthermore a 32 bit timer and a watchdog are included. As the system clock source either an on-chip oscillator or a crystal oscillator can be selected.

Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.




Figure 13. μC Block Diagram

6.1 Feature List

- RISC architecture with 27 instructions and 7 addressing modes
- ▶ 16 registers including PC, SP and status register
- 16 bit address range
- Word and byte addressing
- Interrupt support
- Standby and stop mode support
- Automatic bus ready handling
- Debugging support (JTAG interface)
- 3 hardware breakpoint triggers
- Failsafe architecture

6.2 Debugging

To access the debug structures of the EL16 CPU a 4-wire standard JTAG interface is used. The JTAG interface can be accessed via GPIO pins when the TEST_MODE pin is set to one. TEST_MODE pin set to zero resets all test and debug structures and the IC operates in normal mode.

The EL16 embedded breakpoint logic provides the following features:

- 3 breakpoint triggers
- Each trigger can match a separate address or data bus value
- A trigger value compare mask can be defined
- ► Trigger can match a greater, smaller, equal or non equal value
- ▶ Trigger can be configured for read / write or instruction fetch / non instruction fetch bus cycles
- Triggers can be combined (trigger dependency)
- All breakpoints can be used for stepping and run-stop a program

6.3 CPU Registers

The EL16 contains 16 registers (R0 to R15) including Program Counter, Stack Pointer and Status Register.

Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

6.3.1 Program Counter (PC)

The 16-bit Program Counter (PC/R0) points to the next instruction to be executed. Each instruction uses an even number of bytes (two, four, or six), and the PC is incremented accordingly. Instruction accesses in the 64-KB address space are performed on word boundaries, and the PC is aligned to even addresses. The PC can be addressed with all instructions and addressing modes.

6.3.2 Stack Pointer (SP)

The Stack Pointer (SP/R1) is used by the CPU to store the return addresses of subroutine calls and interrupts. It uses a pre-decrement, post-increment scheme. In addition, the SP can be used by software with all instructions and addressing modes. The SP is initialized into RAM by the user, and is aligned to even addresses.

6.3.3 Status Register (SR)

The Status Register (SR/R2), used as a source or destination register, can be used in the register mode only addressed with word instructions. The remaining combinations of addressing modes are used to support the constant generator.

Register Name	Address	Description
Status Register	SR/R2	

Register Status Register (SR/R2)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
External access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit Description		: CLK (: CPU : GIE : N : Z														

V: Overflow bit

This bit is set when the result of an arithmetic operation overflows the signed-variable range.

CLKOFF: Stop flag CPU clock gated

CPUOFF: Standby flag

CPU halted

GIE: Global Interrupt Enable

N: Negative bit

This bit is set when the result of a byte or word operation is negative and cleared when the result is not negative. Word operation: N is set to the value of bit 15 of the result Byte operation: N is set to the value of bit 7 of the result

Z: Zero bit

This bit is set when the result of a byte or word operation is 0 and cleared when the result is not 0.

C: Carry bit

This bit is set when the result of a byte or word operation produced a carry and cleared when no carry occurred.

6.3.4 Constant Generation Registers CG1 and CG2

Six commonly-used constants are generated with the constant generator registers R2 and R3, without requiring an additional 16-bit word of program code. The constants are selected with the source-register addressing modes (As), as described in the table below:

Register Name	As	Value	Remarks
R2	00	-	register mode (access R2)
R2	01	(0)	used for absolute
KZ	01	(0)	address mode
R2	10	0x0004	constant +4
R2	11	0x0008	constant +8
R3	00	0x0000	constant 0
R3	01	0x0001	constant +1
R3	10	0x0002	constant +2
R3	11	0xFFFF	constant -1

The constant generator advantages are:

No special instructions required No additional code word for the six constants No code memory access required to retrieve the constant

The assembler uses the constant generator automatically if one of the six constants is used as an immediate source operand. Registers R2 and R3, used in the constant mode, cannot be addressed explicitly; they act as source-only registers.

6.3.5 General-Purpose Register R4 - R15

The twelve registers, R4-R15, are general-purpose registers. All of these registers can be used as data registers or address pointers and can be used with byte or word instructions.

Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

6.4 Addressing Modes

Seven addressing modes for the source operand and four addressing modes for the destination operand can address the complete address space with no exceptions. The bit numbers in the table below describe the contents of the As (source) and Ad (destination) mode bits.

As/Ad	Addressing Mode	Syntax	Description
00/0	Register mode	Rn	Register contents are operand
01/1	Indexed mode	X(Rn)	(Rn + X) point to the operand. X is stored in the next word.
01/1	Symbolic mode	ADDR	(Rn + X) point to the operand. X is stored in the next word. Indexed mode X(PC) is used.
01/1	Absolute mode	&ADDR	(Rn + X) point to the operand. X is stored in the next word. Indexed mode X(0) is used.
10/-	Indirect Register mode	@Rn	Rn is used as a pointer to the
11/-	Indirect auto increment	@Rn+	Rn is used as a pointer to the operand. Rn is incremented afterwards by 1 for .B instructions and by 2 for .W instructions
11/-	Immediate mode	#N	The word following the instruction contains the immediate constant N. Indirect auto-increment mode @PC+ is used.

6.5 EL16 Instruction Set

The complete EL16 instruction set consists of 27 instructions. There are three instruction formats:

- Dual-operand
- Single-operand
- Jump

All dual-operand and single-operand instructions can be byte or word instructions by using .B or .W extensions. Byte instructions are used to access byte data. Word instructions are used to access word data. If no explicit extension is used, the instruction is a word instruction.

The source and destination of an instruction are defined by the following fields:

Abbr.	Description
src	The source operand defined by As and S-reg
dst	The destination operand defined by Ad and D-reg
As	The addressing bits responsible for the addressing mode used for the source (src)
S-reg	The working register used for the source (src)
Ad	The addressing bits responsible for the addressing mode used for the destination (dst)
D-reg	The working register used for the destination (dst)
B/W	Byte or word operation: 0: word operation, 1: byte operation

Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

The following tables shows coding of the 16 bit op-code:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Mnemonic
0	0	0	0	0	0											
						0	0	0	0							RRC
						0	0	0	1							RRC.B
						0	0	1	0							SWP.B
						0	0	1	1							
						0	1	0	0							RRA
						0	1	0	1							RRA.B
						0	1	1	0			D. Pog /C. Pog				SXT
0	0	0	1	0	0	0	1	1	1	٨٨	/As				7	
U	0	"		"	"	1	0	0	0	Au,	/AS	D-Reg/S-Reg	5	PUSH		
						1	0	0	1					PUSH.B		
						1	0	1	0							CALL
						1	0	1	1							
						1	1	0	0							RETI
						1	1	0	1							
						1	1	1	0							
						1	1	1	1							
				0	1											
0	0	0	1	1	0											
				1	1											
			0	0	0											JNZ / JNE
			0	0	1											JZ / JEQ
			0	1	0											JNC / JLO
0	0	1	0	1	1				10	LRi+ D	C Offs	: et				JC / JHS
U			1	0	0				10	-DIL F	COIIS	oc t				JN
			1	0	1											JGE
			1	1	0											JL
			1	1	1											JMP
0	1	0	0													MOV
0	1	0	1]												ADD
0	1	1	0]												ADDC
0	1	1	1]												SUBC
1	0	0	0]												SUB
1	0	0	1]	Ç_E	Reg		Ad	B/ W		\S		D-I	Reg		CMP
1	0	1	0]	ا در	·c8		~~	W	^	13		D-1	rcg.		DADD
1	0	1	1]											BIT	
1	1	0	0]											BIC	
1	1	0	1]											BIS	
1	1	1	0]												XOR
1	1	1	1													AND

Figure 14. Coding of the 16 bit op-code

Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

The table below shows a list of all instructions::

Mnemonic	Parameters	Description		V	N	Z	Г
ADC(.B)**	dst	Add C to destination	dst + C -> dst	*	*	*	Г
ADD(.B)	src, dst	Add source to destination	src + dst -> dst	*	*	*	
ADDC(.B)	src, dst	Add source to C and destination	src + dst + C -> dst	*	*	*	T
AND(.B)	src, dst	AND source and destination	src AND dst -> dst	0	*	*	T
BIC(.B)	src, dst	Clear bits in destination	NOT(src) AND dst -> dst	T-	-	-	T
BIS(.B)	src, dst	Set bits in destination	src OR dst -> dst	-	-	-	T
BIT(.B)	src, dst	Test bits in destination	src AND dst	0	*	*	l
BR	dst	Branch to destination	dst -> PC	T -	-	-	t
CALL	dst	Call destination	SP-2 -> SP, PC+2 -> @SP, dst -> PC	-	-	-	t
CLR (.B)**	dst	Clear destination 0	0 -> dst	-	-	-	t
CLRC**		Clear C 0	0 -> C	-	-	-	l
CLRN**		Clear N 0	0 -> N	<u> </u>	0	-	t
CLRZ**		Clear Z 0	0 -> Z	+-	_	0	H
CMP (.B)	src, dst	Compare source and destination	dst - src	*	*	*	H
DADC (.B)**	dst	Add C decimally to destination	dst + C -> dst	0	*	*	H
DADC (.B)	src, dst	Add source and C decimally to destination	src + dst + C -> dst	0	*	*	H
DEC (.B)**	dst	Decrement destination	dst -1 -> dst	*	*	*	H
. ,	dst	Double decrement destination	dst -2 -> dst	*	*	*	╀
DECD (.B)**	1						H
DINT**		Disable interrupts 0	0 -> GIE	-	-	-	Ł
EINT**		Enable interrupts 1	1 -> GIE	*	*	-	Ļ
INC (.B)	dst	Increment destination	dst +1 -> dst	*	*	*	Ļ
INCD (.B)**	dst	Double increment destination	dst +2 -> dst				Ļ
INV (.B)**	dst	Invert destination	NOT(dst) -> dst	*	*	*	Ļ
JC / JHS	label	Jump if C set / Jump if higher or same	if (condition) PC + 2 * offset -> PC	-	-	-	L
JZ / JEQ	label	Jump if Z set / Jump if equal	if (condition) PC + 2 * offset -> PC	-	-	-	L
JGE	label	Jump if greater or equal	if (condition) PC + 2 * offset -> PC	-	-	-	L
JL	label	Jump if less	if (condition) PC + 2 * offset -> PC	-	-	-	
JMP	label	Jump	PC + 2 * offset -> PC	-	-	-	
JN	label	Jump if N set / Jump if negative	if (condition) PC + 2 * offset -> PC	-	-	-	
JNC /JLO	label	Jump if C not set / Jump if lower	if (condition) PC + 2 * offset -> PC	-	-	-	Γ
JNZ / JNE	label	Jump if Z not set / Jump if equal	if (condition) PC + 2 * offset -> PC	-	-	-	Γ
MOV (.B)	src, dst	Move source to destination	src -> dst	T -	-	-	Γ
NOP		No operation		-	-	-	Γ
POP (.B)**	dst	Pop item from stack to destination	@SP+ -> dst	-	-	-	T
PUSH (.B)	src	Push source onto stack	SP -2 -> SP, src -> SP	-	-	-	t
RET**		Return from subroutine	@SP -> PC	-	-	-	t
RETI		Return from interrupt	@SP -> SR, @SP+ -> PC	*	*	*	t
RLA (.B)**	dst	Rotate left arithmetically	dst * 2 -> dst	*	*	*	t
RLC (.B)**	dst	Rotate left through C	dst * 2 -> dst, C -> LSB(dst)	*	*	*	t
RRA (.B)	dst	Rotate right arithmetically	dst / 2 -> dst	0	*	*	t
RRC (.B)	dst	Rotate right through C	dst / 2 -> dst, C -> MSB(dst)	0	*	*	t
SBC (.B)**	dst	Subtract not(C) from destination	dst + NOT(0) + C -> dst	*	*	*	H
SETC**		Set C	1 -> C	+-	_	_	H
SETN**		Set N	1-> N	+	1		H
				+-	1	1	╀
SETZ**		Set Z	1-> Z	*	*	1	+
SUB (.B)	src, dst	subtract source from destination	dst + NOT(src) + 1 -> dst	*	*	*	+
SUBC (.B)**	src, dst	subtract source and not(C) from destination	dst + NOT(src) + C -> dst	+	<u> </u>	_	\perp
SWPB	dst	Swap bytes		 -	-	-	1
SXT	dst	Extend sign		0	*	*	1
TST (.B)**	dst	Test destination	dst + NOT (0) + 1	0	*	*	L
XOR(.B)	src, dst	Exclusive OR source and destination	src XOR dst -> dst	*	*	*	

Figure 15. Instruction Set of EL16

Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

6.5.1 EL16 Instruction Cycle Counts

command type	operation	cycles	cycles(dreg==PC)
MOV	sreg -> dreg	1	2 2
DOUBLE	sreg x dreg -> dreg	1	
MOV	sreg -> Y(dreg) -> dreg	3	
DOUBLE	sreg x Y(dreg) -> Ydreg	4	
MOV	@sreg -> dreg	2 2	3
DOUBLE	@sreg x dreg -> dreg		3
MOV	@sreg -> Y(dreg) -> dreg	4	
DOUBLE	@sreg x Y(dreg) -> Ydreg	5	
MOV	@sreg+ -> dreg	2 2	3
DOUBLE	@sreg+ x dreg -> dreg		3
MOV	@sreg+ -> Y(dreg) -> dreg	4	
DOUBLE	@sreg+ x Y(dreg) -> Ydreg	5	
MOV	Xsreg+ -> dreg	3 3	4
DOUBLE	Xsreg+ x dreg -> dreg		4
MOV	Xsreg+ -> Y(dreg) -> dreg	5	
DOUBLE	Xsreg+ x Y(dreg) -> Ydreg	6	
SINGLE SINGLE SINGLE SINGLE	dreg @dreg @dreg+ Y(dreg)		2
JUMP		2	
RETI		3	
IRCQ		4	
PUSH PUSH PUSH PUSH	reg @reg @reg+ X(reg)	3 4 4 5	
CALL	reg	3	
CALL	@reg	4	
CALL	@reg+	4	
CALL	X(reg)	5	

Figure 16. EL16 Instruction Cycle Counts

SINGLE includes RRC, RRA, SWPB and SXT DOUBLE includes all double operand instructions except MOV

6.6 Memory Description

6.6.1 Memory Map




Figure 17. Memory Map

6.6.2 Base Address Table

Base address	Size	Module name
0x1000	0xF000	FLASH address
0x0400	0x0C00	SRAM address
0x0200	0x0200	reserved
0x01E0	0x0020	Design Ident Module
0x01C0	0x0020	Memory Protection Module
0x01A0	0x0020	Analog Control Module
0x0180	0x0020	FLASH Control Module
0x0160	0x0020	I ² C Interface
0x0140	0x0020	Interrupt Control Module
0x0120	0x0020	Multiplier Module
0x0100	0x0020	reserved
0x00E0	0x0020	Timer 1
0x00C0	0x0020	Timer 0 (Window-Watchdog)
0x00A0	0x0020	SPI Module
0x0080	0x0020	LIN-SCI Module
0x0060	0x0020	GPIO Module
0x0040	0x0020	HALIOS® Interface
0x0020	0x0020	reserved
0x0000	0x0020	reserved

The differences in base addresses for the 3 additional devices of the EL16H6 versions are described in the tables below.

Base address	Size	Module name
0x8000	0x8000	FLASH
0x1000	0x7000	reserved
0x0800	0x0800	SRAM
0x0400	0x0400	reserved

Base address	Size	Module name
0xC000	0x4000	FLASH
0x1000	0x3000	reserved
0x0C00	0x0400	SRAM
0x0400	0x0800	reserved

Base address	Size	Module name
0xE000	0x2000	FLASH
0x1000	0xD000	reserved
0x0E00	0x0200	SRAM
0x0400	0x0A00	reserved

Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

6.6.3 FLASH EL

- ► Main block size: up to 30K x 22 bit (60Kbyte) CRC protected
 - V4: 120 pages (60KByte)
 - V3: 64 pages (32KByte)
 - V2: 32 pages (16KByte)
 - V1: 16 pages (8KByte)
 - 256 words per page
 - 8 rows per page -> 32 words per row
 - Page erase support
- See TSMC FLASH documentation for timing details
 - 20 ms page erase
 - 200 ms mass erase
 - About 30 μs programming time per word

FLASH CRC calculation

- CRC polynomial: $x^6 + x^4 + x^3 + x^2 + x^1 + 1$
- ► Hamming distance: 4 (1 bit error correctable, 2 bit errors detectable)
- Frased FLASH words will cause an uncorrectable bit error when read, which asserts a reset

6.6.4 SRAM EL

- Size: up to 1.5K x 18Bit (3KByte)
 - ▶ V4: 3KByte
 - ▶ V3: 2KByte
 - ▶ V2: 1KByte
 - ▶ V1: 512Byte
- Byte write enable support
- Each byte is extended by a parity bit

6.7 Design Ident Module

The Design Ident Module of the EL16H6 contains following information:

- ▶ Design Ident (split into 4x16 bit words), a unique number which identifies every single device
- Design Version Code

All information are read only.

6.7.1 Design Ident Module Registers

Register Name	Address	Description
Design Ident 0	0x00	
Design Ident 1	0x02	
Design Ident 2	0x04	
Design Ident 3	0x06	
Version	0x08	

Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

HALIOS® MULTI PURPOSE SENSOR FOR AUTOMOTIVE

PRODUCTION DATA - MAR 26, 2014

Register Design Ident 0 (0x00)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
External access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit Description	15:0	: Desi	gn Ide	nt 0												

Register Design Ident 1 (0x02)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
External access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit Description	15:0	: Desi	gn Ide	nt 1												

Register Design Ident 2 (0x04)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
External access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit Description	15:0	: Desi	gn Ide	nt 2												

Register Design Ident 3 (0x06)

				,		,										
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
External access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit Description	15:0	: Desi	gn Ide	nt 3												

Register Version (0x08)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
External access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit Description	V1 - 0 V2 - 0 V3 - 0	: Desi 0x000 0x002 0x001 0x003	5 A	sion C	ode											

6.8 Memory Protection Module

- Op-code execute area configuration (granularity: 1KByte, 64 areas)
- Stack area configuration (granularity: 256Byte, 12 areas)
- Invalid module register address handling

NOTE: In versions smaller then EL16H6V4 activation of non existent memory areas in Op-code Execute Enable Registers and Stack Enable Register have no effect.

6.8.1 Memory Protection Module Registers

Register Name	Address	Description
Op-code execute enable 0	0x00	
Op-code execute enable 1	0x02	
Op-code execute enable 2	0x04	
Op-code execute enable 3	0x06	
Failure address value	0x08	
Stack enable	0x0A	
Invalid address value	0x0C	
Interrupt clear	0x0E	

Register op-code execute enable 0 (0x00)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0
Internal access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
External access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit Description	: 1 : ar 0 : ar enab 0 - ex 1 - ex area	ea 0x0 ea 0x0 le kecutio kecutio size: 1	x3000 0400 t 0000 t on of c KByte :: 0xFF	o 0x0 o 0x0 op-cod	7FE 3FE le den	ied wed										

Register op-code execute enable 1 (0x02)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Internal access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
External access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit Description	: 1: ar 0: ar 0 - ex 1 - ex	ea 0x4 ea 0x4 le kecutio kecutio kecutio value	1400 t 1000 t on of c KByte	o 0x4 o 0x4 op-cod	7FE BFE	ied wed										

Register op-code execute enable 2 (0x04)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Internal access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
External access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit Description	: 1 : ar 0 : ar enab 0 - ex 1 - ex area	ea 0x8 ea 0x8 le kecutio kecutio size: 1	3400 t 3000 t		7FE 3FE	ied wed										

HALIOS® MULTI PURPOSE SENSOR FOR AUTOMOTIVE

PRODUCTION DATA - MAR 26, 2014

Register op-code execute enable 3 (0x06)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Internal access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
External access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit Description	: 1 : ar 0 : ar enab 0 - ex 1 - ex area	ea 0x0 ea 0x0 le kecutio kecutio size: 1	xF000 C400 t C000 t on of c KByte : 0xFF	o 0xC o 0xC op-coc	7FE 3FE	ied wed										

Register failure address value (0x08)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
External access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit Description	acces	ss, unc	ess of lefined : 0x00	d op-c		d failu	ıre (ex	ecute	prote	ction,	stack	protec	tion, r	nisalig	gned 1	6 bit

Register stack enable (0x0A)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
Internal access	R	R	R	R	R/W											
External access	R	R	R	R	R/W											
Bit Description	to 1 : ar 0 : ar	ea 0x0 ea 0x0 ea 0x0 value	0500 t 0400 t	o 0x0	5FE											

Register invalid address value (0x0C))

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
External access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit Description		: addr : value			ıvalid ı	modul	e regi:	ster ac	cess							

Register interrupt clear (0x0E)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value																
Internal access												W	W	W	W	W
External access												W	W	W	W	W
Bit Description	the ri 0 - no 1 - cl 3 : m 0 - no 1 - cl 2 : in 0 - no 1 - cl 0 - no 0 - no 0 - no	eturn o influ ear influ	addresterrupted 16 terrupted 16	t t bit ac t s IRQ t on IRQ t ction	ed in s cess li clear) clear	stačk i	minus	of und - 2)	define	d op-c	ode c	an be o	obtain	ed by	lookir	ng to

6.9 Analog Control Module

Controls clock and reset generator (CRG)

6.9.1 Analog Control Module Registers

Register Name	Address	Description
Wake-up timer config	0x00	
Reset source status	0x0C	
Reset source status clear	0x0E	
Wake-up timer interrupt status	0x14	
Wake-up timer interrupt clear	0x16	

Register wake-up timer config (0x00)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
Internal access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R/W	R/W	R/W	R/W	R/W
External access	R/W	N R/W R/W														
Bit Description	must 4 : er 0 - tii 1 - tii 3:0 :	be w nable t mer of mer of timer	ritten imer ff	as 0x. timer 010			,				ith tim	ner val	ue 0	15		

Register reset source status (0x0C)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
External access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit Description	8 : Tr 7 : RA 6 : FL 5 : CF 4 : W 1 : ex 0 : pc	ap -> r AM pa ASH u OU reg atchd oterna	f incor maske rity er incorre ister p og res I reset on rese :: 0x00	d inter ror ectable parity e et et / su	rrupt e e bit e error	event o	occurr	ed (int	errup			and 1)				

Register reset source status clear (0x0E)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value																
Internal access																W
External access																W
Bit Description	0 - no	o influ	l reset ence Il reset													

Register wake-up timer interrupt status (0x14)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
External access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit Description	0 - no 1 - in	ake-up inter terrup value	rupt ot was	asser ⁻	·	tatus										

Register wake-up timer interrupt clear (0x16)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value																
Internal access																W
External access																W
Bit Description	0 : tir 0 - no 1 - clo	mer IR o influ ear inf	Q clea ence terrup	r t												

6.10 FLASH Control Module

6.10.1 FLASH Control Module Registers

NOTE: In versions smaller then V4 activation of non existent memory areas in Area Protection Registers have no effect.

Register Name	Address	Description
Area protection (areas 0 - 7)	0x00	
Area protection (areas 8 - 14)	0x02	
Mode	0x04	
Status	0x06	
IRQ clear	0x08	
Bit error corrected address	0x0C	
Word config	0x0E	
Frequency config	0x10	

Register area protection (areas 0 - 7) (0x00)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	1	0	0	1	0	1	1	0	0	0	0	0	0	0	0	0
Internal access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
External access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit Description	must will a 7:0: 0 - ar 1 - ar areas area area	always writal ea pro ea wr 5 0 - 7 0: 0x1 7: 0x8	ritten be resole otecte itable	ad as (d ASH m 0x1FF 0x8FF	0x96 nain bl F	ock ar	eas (e	ach 4	Kbyte))						

Register area protection (areas 8 - 14) (0x02)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	1	0	0	1	0	1	1	0	0	0	0	0	0	0	0	0
Internal access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
External access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit Description	must will a 6:0: 0 - ar 1 - ar areas area area	ilways writal ea pro ea wr s 8 - 14 8: 0x9 14: 0x	ritten be re ble tecte itable lare F	LASH 0x9FF - 0xFF)x96 main l F	olock a	areas (each ∠	↓Kbyt	e)						

Register mode (0x04)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	1	0	0	1	0	1	1	0	0	0	0	0	0	0	0	0
Internal access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
External access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit Description	must will a 7:0: 0x01 0x04 0x10 0x40 .: eve .: pro cle (s flag i -> Pro	Ilways mode - mai - eras - mas ery ove ogram ee bus n prog	ritten he be re he bloc he mail he e mail he erase her writ herase	of sta node) Mode	ox96 gram k page n block node v es: wri	c alue re te acc gister,	ess to	appro	priate	flash	addre	ss sta	rts pro ramm	ogram ing ind	/ eras compl	e cy- ete

Register status (0x06)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Internal access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
External access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit Description	bit en this be a current of the bush of th	rror de pit is c rite er pecte pit is c w pro ent nu usy eady usy (pr	d FLAS leared gramr	d and by bit bH wri by wr ning in of prop	te acc rite err ncomp gramn	ess for IRQ plete ned ro	clear w wo	rds != '		config	(see b	elow)				

HALIOS® MULTI PURPOSE SENSOR FOR AUTOMOTIVE

PRODUCTION DATA - MAR 26, 2014

Register IRQ clear (0x08)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value																
Internal access															W	W
External access															W	W
Bit Description	0 - no 1 - clo 0 : w 0 - no 1 - clo Note erase	o influ ear int rite er o influ ear int e or pr	terrup ror IR(ence terrup	t Q clear t or inte	errupt	handl	er whi	ch is a	asserte cause	ed on a FLASH	a bad i	write a	access ay not	durin be rea	g FLAS adable	SH e dur-

Register bit error corrected address (0x0C)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R R R R R R R R R R R R R													
External access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit Description		15:0 : address of last correctable flash bit error reset value: 0x0000														

Register word config (0x0E)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	1	0	0	1	0	1	1	0	0	0	0	1	1	1	1	1
Internal access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R/W	R/W	R/W	R/W	R/W
External access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R/W	R/W	R/W	R/W	R/W
Bit Description	must will a 4:0: 0:1 v 1:2 v 31:3	numb numb word words 2 wor	word ritten be res er of v ds (det	ad as (vords fault, a	0x96 to pro			n row								

Register frequency config (0x10)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	1	0	0	1	0	1	1	0	0	0	0	0	0	0	0	0
Internal access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R	R/W	R/W
External access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R	R/W	R/W
Bit Description	must will a 1:0: 0: sys 1: sys 2: sys 3: sys	llways syster stem f stem f stem f	ritten be re n freq reque reque	ncy is ncy is ncy is ncy is	0x96 config 8 MH 16 MH 24 MH	z (defa Hz Hz		rrect e	erase a	and pr	ogram	ı timin	g			

6.10.1.1 Program/Erase Mode FSM

Principle mechanism of program and erase cycles is illustrated by the FSM.

Note: Execution of program code located in Flash memory strictly requires "main block read" mode. When switching to other Flash modes (program or erase) the user has to ensure that during this time code is executed in RAM. Before returning to code in Flash, mode has to be switched back to "main block read".




Figure 18. FSM: Program/Erase Cycle

Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

Elmos Semiconductor AG Data Sheet QM-No.: 25DS0049E.05

6.11 I'C Interface

6.11.1 I²C Block Diagram




Figure 19. I'C Block Diagram

6.11.2 I²C Function

The I²C slave interface operates in 7 bit addressing mode with a maximum frequency of 400 kHz (fast mode). To synchronize the IC to different operation voltages of the I²C bus the interface has a separate supply voltage input at pin V_{DDIO} which is responsible for all interface pins. For more details of the addressing modes please refer to the "I²C - BUS SPECIFICATION VERSION 2.1" from Philips.

6.11.3 I2C Bus Timing Diagram




Figure 20. I²C Bus Timing Diagram

Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

Elmos Semiconductor AG Data Sheet QM-No.: 25DS0049E.05

6.11.4 I²C Module Registers

Register Name	Address	Description
Receive Data FIFO Register	0x00	
Send Data FIFO Register	0x02	
Control Register	0x04	
Status Register	0x06	

Register Receive Data FIFO Register (0x00)

	MSB							LSB					
Content	7:0												
Reset value	0	0 0 0 0 0 0											
Internal access	R	R	R R R R R R										
External access	R	R R R R R R											
Bit Description	7:0 : receive data (see Data FIFO Registers for details)												

Register Send Data FIFO Register (0x02)

	MSB							LSB		
Content	7:0									
Reset value										
Internal access	W	W	W	W	W	W	W	W		
External access	W	W	W	W	W	W	W	W		
Bit Description	7:0 : send data (see Data FIFO Registers for details)									

Register Control Register (0x04)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Internal access	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W
External access	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W	R/W
Bit Description	0 - re 1 - w 12 : (0 - re 1 - w 11 : (0 - re 1 - w 10 : S 0 - re 1 - w 9:8 : "00" "01" - "10" "11" - "11"	ad rite clear c ad rite clear v ad rite slave - \$58 - \$58 - \$58	vake-u vake-up addres reset	mode ss value)	eceive de ena e enab	FIFO ble bi	registe t (see	ers	ion be	below elow))					

Register Status Register (0x06)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
External access	R	R	R R R R R R R R R R R R R R													
Bit Description	0 - w 1 - w 6:4 :	s : Wake-up mode enable bit - wake-up mode disabled - wake-up mode enabled - wake-up mode enabled - Fill level of receive FIFO - Fill level of send FIFO														

6.11.5 Data FIFO Registers

Receive Data FIFO Registers:

The data received from the master is stored in the receive FIFO registers and has a depth of 4. The current fill level can be read in the status register. If the FIFO is completely filled up and another byte should be received the interface will force the master into a wait state until the application software reads one byte from the FIFO.

Send Data FIFO Registers:

The master reads data that is stored in the send FIFO registers. This FIFO buffer has a depth of 4 registers. The current fill level can be read in the status register. If the FIFO is empty and a byte is requested by the master the interface will force the master into a wait state until the application software writes one byte to the FIFO.

Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

Elmos Semiconductor AG Data Sheet QM-No.: 25DS0049E.05

6.11.6 Interrupt Handling

I²C receive command (see List Of All Interrupts)

Command word pending in receive FIFO, this means the next byte read from the receive FIFO is the first received byte after the slave has been addressed. Depending on the application software this byte could be interpreted as a command. The interrupt flag is set back by reading a byte from the receive FIFO. The master will force the interface into a wait state until the application software reads one byte from the FIFO.

I²C send request (see List Of All Interrupts)

This flag signalizes that the master is requesting a byte but the send FIFO is empty. The interrupt flag is set back by writing a byte to the send FIFO. The master will force the interface into a wait state until the application software writes one byte to the FIFO.

I²C send FIFO low water (see List Of All Interrupts)

In case the low water mark (defined in control register) is reached or is exceeded the send FIFO low water flag becomes active. The flag is set back by filling to the send FIFO.

I²C receive FIFO high water (see List Of All Interrupts)

If the high water mark (defined in control register) is reached or is exceeded the receive FIFO high water flag becomes active. The flag is set back by reading from the receive FIFO.

6.11.7 I²C Wake-up Detection

The I²C interface can be used to wake up the IC from any system state. In system state "off" the interface has to be configured to wake the CPU Therefore the 'wake-up mode enable bit' has to be set (defined in control register) before setting the IC to "off-mode".

It is only possible to set the 'wake-up mode enable bit' if the I²C Master has closed the communication on the bus, so the application software has to poll the bit 'wake-up mode enable' (defined in status register) after it was set to make sure the bus is in idle state and the IC can be set to "off-mode".

After a new addressing of the slave on the bus the system will wake up from "off-mode" and the "I²C wake-up event" interrupt is active as long as the 'wake-up mode enable bit' is set back to zero (defined in control register). While the wake-up process the interface will force the Master into a wait state by holding the SCL line low. The application software has to clear the 'wake-up mode enable bit' (defined in control register) to release the SCL line in order to continue the communication.

6.12 Interrupt Control Module

6.12.1 Interrupt Control Module Structure

- ▶ Interrupt pending bit flip-flops (request hold elements) are located inside asserting modules
- Interrupt vector support for more simple and faster interrupt entry
- ► Fast vector based interrupt enable / disable
- Nested interrupt support
- ► FLASH based main interrupt vector
- Main interrupt enable MIE for easy cli() and sei() implementation
- N is the number of interrupt vectors




Figure 21. Interrupt control circuit

6.12.2 List Of All Interrupts

Vector Number	Interrupt Source	Priority
0	undefined op-code	highest
1	misaligned word access	
2	op-code execute protection error	
3	stack protection error	
4	invalid module register address access	
5	FLASH bit error corrected	
6	FLASH write error	
7	HALIOS® measurement ready	
8	timer0 window error (watchdog)	
9	timer1 event	
10	I2C receive command	
11	I2C send request	
12	I2C send FIFO low water	
13	I2C receive FIFO high water	
14	SPI timeout	
15	SPI FIFO error	
16	SPI receive high water	
17	SPI send low water	
18	SCI break received	
19	SCI measurement completed	
20	SCI receive full	
21	SCI transmit empty	
22	GPIO rising	
23	GPIO falling	
24	I2C wake-up event	
25	wake-up timer wake-up event	lowest

6.12.3 Interrupt Control Module Registers

Register Name	Address	Description
Interrupt mask	0x00	
Interrupt status	0x04	
Masked interrupt status	0x08	
Interrupt vector number	0x10	
Maximum interrupt level	0x14	
Main interrupt enable	0x16	
Interrupt enable	0x18	
Interrupt disable	0x1A	

Register interrupt mask (0x00)

Bit	3	3 0	2 9	2 8	2 7	2 6	2 5	2 4	2 3	2 2	2	2	1 9	18	1 7	16	1 5	1 4	1 3	1 2	1 1	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R / W	R / W	R / W	R / W	R / W	R / W	R / W	R / W	/	R / W	/	R / W																				
External access	R / W	R / W	R / W	R / W	R / W	R / W	R / W	/	/	/	R / W	/	R / W																			
Bit Description	0	- di - er	sab nab	iasl ble led lue	'					In	ter	rup	ts 1	for	det	ail	5)															

Register interrupt status (0x04)

Bit	3	3	2 9	2 8	2 7	2 6	2 5	2 4	2 3	2 2	2 1	2	1 9	1 8	1 7	16	1 5	1 4	1 3	1 2	1	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
External access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit Description	0	- no - ao	: st ot a ctiv	icti e	ve						nte	rru	pts	foi	r de	etai	ls)															

Register masked interrupt status (0x08)

Bit	3 1	3 0	2 9	2 8	2 7	2 6	2 5	2 4	2 3	2 2	2 1	2	1 9	1 8	1 7	1 6	1 5	1 4	1 3	1 2	1	1	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
External access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit Description	0	- no - ao	: m ot a ctiv	e e	ve			•			: O1	f Al	l In	ter	rup	ots ·	for	de	tail	s)												

Register interrupt vector number (0x10)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
External access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit Description	vecto wher	: num or num n no ir : value	nber o iterrup	f pend ot is po	Of All ling in ending	Interr terrup g, vect	upts f t with or will	or det highe be 0x	ails) est pri FFFF	ority (smalle	st vec	tor nu	mber)		

Register maximum interrupt level (0x14)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
Internal access	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W
External access	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W
Bit Description	softv highe	ed for vare w	rites (rity (lo	curren ower v	rrupt : t vect ector	or nur	nber t		registo	er, so (only in	iterrup	ots wit	:h		

Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

55/80

Register main interrupt enable (0x16)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Internal access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W
External access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W
Bit Description	reset Note flag a shou	interi routin value cli() u atomid ld only	rupt enes. :: 0x00 usually : (non y be us	001 must interri sed fo	check uptab r inter	κ (save le). EL1 rupt n	curre 16 has esting	nt ena no su g. Whe	ible st ch ope n MIE	atus) a eration is onl	and th n, so G y used	en cle IE flag I inside	ar inte g canne e cli() a	errupt	used.	GIE

Register interrupt enable (0x18)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value																
Internal access												W	W	W	W	W
External access												W	W	W	W	W
Bit Description	vecto	or nun	dresse ber o a disa	f inter	rupt to	o enab	le .		Ü			ill be န	genera	ıted		

Register interrupt disable (0x1A)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value																
Internal access												W	W	W	W	W
External access												W	W	W	W	W
Bit Description	4:0 : vecto	set ad or num	dresse ber o	ed ena f inter	ble bit	t in Int o disal	errup [.] ole	t Mask	regis	ter to	0					

6.13 Multiplier Module

The hardware multiplier is a peripheral and is not part of the EL16 CPU. This means, its activities do not interfere with the CPU activities. The multiplier registers are peripheral registers that are loaded and read with CPU instructions.

The hardware multiplier supports:

- Unsigned multiply
- Signed multiply
- Unsigned multiply accumulate
- Signed multiply accumulate
- ▶ 16 x 16 bits, 16 x 8 bits, 8 x 16 bits, 8 x 8 bits
- CPU is halted until result is valid (1 clock cycle)

The hardware multiplier supports unsigned multiply, signed multiply, unsigned multiply accumulate, and signed multiply accumulate operations. The type of operation is selected by the address the first operand is written to. The hardware multiplier has two 16-bit operand registers, OP1 and OP2, and three result registers, SumLo, SumHi, and SumExt. SumLo stores the low word of the result, SumHi stores the high word of the result, and SumExt stores information about the result.

6.13.1 Multiplier Module Registers

Register Name	Address	Description
MPY	0x10	
MPYS	0x12	
MAC	0x14	
MACS	0x16	
Operand 2	0x18	
SumLo	0x1A	
SumHi	0x1C	
SumExt	0x1E	

Register MPY (0x10)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
External access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit Description	unsig	gne'd n	rand 1 nultipl	y												

HALIOS® MULTI PURPOSE SENSOR FOR AUTOMOTIVE

PRODUCTION DATA - MAR 26, 2014

Register MPYS (0x12)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
External access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit Description	signe	d mul	and 1 tiply : 0x00													

Register MAC (0x14)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
External access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit Description	unsig	gne'd n	and 1 nultipl	у асси	ımulat	te										

Register MACS (0x16)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
External access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit Description	signe	d mul	and 1 tiply a : 0x00		ulate											

Register Operand 2 (0x18)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Content	15:0															
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
External access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit Description	(write	e acce	and 2 ss star : 0x00	rts mu	ıltiplic	ation)										

Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

Elmos Semiconductor AG Data Sheet QM-No.: 25DS0049E.05

Register SumLo (0x1A)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
External access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit Description			r 16 b		esult											

Register SumHi (0x1C)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
External access	R/W	R/W	R/W												R/W	
Bit Description	MPY: MPY: sult. MAC MAC	uppe S: The Two's : uppe S: Upp	compl r 16 b	t of re s the s emen it of re bits o	sult sign of t nota esult	tion is	used	for th	e resu	lt.			er 15- for th			e-

Register SumExt (0x1E)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
External access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit Description	MPY: 0x00 0xFFI MAC 0x00 0x00 MPY: 0x00 0xFFI	alway S: conf 100 if r FF if re 100 no 101 res S: conf 100 if r FF if re	esult wains the carry sult witains the carry sult witains to esult witesult witesult witains to esult witains witains to esult witains w	000 he ext was po vas ne ne carr result th car he ext was po vas ne	tended ositive gative y of th	ne resi	ult									

6.14 Timer 0 (Window-Watchdog) and Timer

- Two 32 bit wide decrementing timers
- ► Timer 0 is used as a window-watchdog, so it triggers a system reset instead of an interrupt when timer value = 0
- Window-watchdog timer is disabled after reset and has to be armed by software
- Window-watchdog cannot be disabled or changed when armed
- ▶ 16 times SCI Baud rate can be configured as timer1 clk base
- NOTE: watchdog will be halted during FLASH erase / program
- NOTE: watchdog and timer will be halted during debug CPU halt
- Window-watchdog generates an interrupt when watchdog is reset outside specified window (see diagram below)




Figure 22. Window-Watchdog Timing

6.14.1 Timer 0 and Timer 1 Module Registers

Register Name	Address	Description
Timer value	0x00	
Timer counter	0x04	
Timer control	0x08	
Timer window config	0x0A	
Timer interrupt clear	0x0C	

HALIOS® MULTI PURPOSE SENSOR FOR AUTOMOTIVE

PRODUCTION DATA - MAR 26, 2014

Register timer value (0x00))

	M S B																															L S B
Content	31 : 0																															
Reset value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Internal access	R / W	R / W	R / W	R / W	R / W	/	R / W	/	R / W																							
External access	R / W	R / W	R / W	R / W	R / W	/	R / W	/	R / W																							
Bit Description				me lue																												

Register timer counter (0x04)

	M S B																															L S B
Content	31 : 0																															
Reset value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Internal access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
External access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit Description						art xFF																										

Register timer control (0x08)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	(R) W	R/W	R/W
External access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	(R) W	R/W	R/W
Bit Description	must will a 3 : cld 0 - M 1 - N synch 2 : tir 0 - nd 1 - re 1 : lo 0 - ru 1 - lo 0 : ru 0 - tir 1 - tir	Always ock ba ACLK ACLK/(nroniz mer re o influ eset to op in onc op in ena mer st mer er	ritten s be re se sel (16*ba e time eset ence start e and	hold a	0x96 timer e) PI cloc	k	•	"run e	nable"	·)						

Register timer window config (0x0A)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1
Internal access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W
External access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W
Bit Description	passy must will a 5 : w 0 - no 1 - w 4:0 : reset	word be w lways indow indow windo windo windo	ritten be re enab low (d activ	as 0x/ ad as (le efault e e define	A5 0x96)						vatchc	log)				

Register timer interrupt clear (0x0C)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value																
Internal access															W	W
External access															W	W
Bit Description	0 - no 1 - clo 0 : w 0 - no	o influ ear int indow o influ	terrup [.] / IRQ c	t lear												

6.15 SPI Module

- Can be used as master or slave
 - The SPI Interface consists of the following 4 signals:
 - SCK: SPI clock (driven by master)
 - CSB: low active chip select (driven by master)
 - MISO: master in, slave out (data from slave to master)
 - MOSI: master out, slave in (data from master to slave)
- Configurable phase, polarity and bit order
- ► Byte and multi-byte transfer support
- Slave mode SPI clock monitoring (timeout)
- 4 data word transmit and receive FIFOs

NOTE: Data will not be send as long as SPI interface is not routed to IO ports




Figure 23. SPI Bus Timing Diagram




Figure 24. SPI Mode Diagram

6.15.1 SPI Module Registers

Register Name	Address	Description
Transmit data / receive data	0x00	
Control	0x02	
Baud config	0x04	
Timeout config	0x06	
Module reset	0x08	
Status	0x0A	
Error	0x0C	
Interrupt clear	0x0E	

Register transmit data / receive data (0x00)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R	(R) W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
External access	R	R	R	R	R	R	R	(R) W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit Description	0 - by 1 - ke 7:0 : reset The 's (FIFO The 's ister	yte more per csl transr value send l). receive (FIFO)	o activnit date: 0x00 ow water high	re afte ta / re 1000 ater' in water	r relat ceive d terrup	ed by [.] lata ot will	te was	s trans ared b	mitte	d ing a	byte to		ransm		Ū	

Register control (0x02)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	1
Internal access	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R	R	R	R/W	R/W	R/W	R/W
External access	R	R/W	R/W	R/W	R	R/W	R/W	R/W	R	R	R	R	R/W	R/W	R/W	R/W
Bit Description	inter defa 10:8 inter defa 3:sli 0-m 1-sl 2:po 0-cl 1-cl 1-l 1-l 1-l 1-l 1-l 1-l 1-l 1-l 1-l 1-	rupt w ult val : low v rupt w ult val ave plarity ock of ock of nase: S st edges t edges	vill be ue: 2 water vill be ue: 0 : SSCP f level f level SSCPH e shift e sam	transr assert O, see 0	ed wh nit FIF ed wh SPI mo edge s	en red O leve nen tra node d de dia ample	ceive F el insmit iagran						value s value	2		

Register baud config (0x04)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
Internal access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
External access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit Description	= (sys	stem o E: Min	l divide lock fi imal v	requei alue fo	ncy) / or bau	(2 * ba d divid	ud rat der is 4	:e) 1								

Register timeout config (0x06))

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Internal access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
External access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit Description	maxi	mum	out va allowe : 0xFF	ed cou	nt of s	system	n clock	cycle	s betv	veen 2	SPI cl	ock ed	dges			

Register interrupt clear (0x8E)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value																
Internal access															W	W
External access															W	W
Bit Description	1 : re	PI mod ceive I ansmi	FIFO c	lear												

Register status (0x0A)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
Internal access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
External access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit Description		receiv transr		level O leve	<u>.</u>											

Register error (0x0C))

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
Internal access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
External access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit Description	will b 0 : re	oe clea ceive	t FIFO red or FIFO w red or	n read /as ful												

Register interrupt clear (0x0E)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value																
Internal access															W	W
External access															W	W
Bit Description	1 : cle 0 : cle	ear err ear tin	or IRQ	IRQ												

6.16 LIN-SCI Module

- Full duplex operation
- 8N1 data format, standard mark/space NRZ format
- Extended baud rate selection options
- Interrupt-driven operation with four flags: receiver full, transmitter empty, measurement finished, break character received

Special LIN Support:

- ▶ 13 Bit break generation
- ▶ 11 Bit break detection threshold
- A fractional-divide baud rate prescaler that allows fine adjustment of the baud rate
- Measurement counter which has 16 bits and can be used as a mini-timer to measure break and bit times (baud rate recovery).
- ► Baud Measurement Results can directly be fed into the baud register to adjust the baud rate (Baud self-synchronization with SYNC byte)




Figure 25. SCI block diagram

6.16.1 LIN-SCI Module Registers

Register Name	Address	Description
Sci baud rate	0x00	
Sci control	0x02	
Sci status	0x04	
Sci data (in/out)	0x06	
Sci measurement control	0x08	
Sci measurement counter	0x0A	

Register sci baud rate (0x00)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
External access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit Description	Divis 0x00 0x00 0x00 0x00 4:0: These more BDFA BDFA BDFA reset The c sor fi Use t Baud Note lengt	: BD - or: 00> 1 1> 2 2> 3 7> 8 BDFA e bits e timin [0000] [0001] [1000] [1111] E value divider ne adj the fol Rate : The fi en to	- SCI be select	ass div aud d the no lution /32 = 0 /32 = 0 6/32 = 1/32 = 000 e used n be used	ivisor umber on the 0.0312 0.0625 0.968 d to ac issed to ula to BD+BI divisor baud	fine ac of clo e aver 25 775 hieve of fine to calcu DFA))	diviso tune th	r value ne bau sents	equen es bet id rate baud r	ween e in 1/cate:	1 and 32 ste	the fo	ollowii 96875 he div	ng tab . The Ł isor.	le. Daud d	ivi- bit

Register sci control (0x02)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
External access	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit Description	6 : LII LIN b 5 : RI 4 : BI 3 : TE If sof shift sage, 2 : RE RE se cause settingene 1 : M 0 : SE Togg long spect	N - LIN reak r E - RxI E - bre - trar tware regist alway - rece t to '0 e error ng RE ration FIE - n BK - se ling SB ling in as SBk tively	I Mode eceive D inter eak det smitt clears er con ys wai eiver e ' supp neous to '0' o (RDRF neasur nd bre sk sen nplies	e: LIN detection er ena s TE w tinues t for T nable resses data r during eak bit ds one clearin t, the t	break tion eenable ninter ble hile a sto sh DRE to start eceptian on eived of this e breang the	transr nable (gene rupt e transr ift out o go hi bit red on an going data sh h inter k char SBK b	nit ena (detect rates enable nission a. To av gh aft cognit d inte transf nould rrupt e acter (it befo	nterruable (1 tts a 1 interru (gene n is in void acter the ion, se rrupt { fer can be ign be ign benable (10 log ore the ues to	3 bit I 1 bit bupt where the control of the control	oreak soreak sor	symbo symbo DRF is supt what I = 0), futting pefore 1' duri RDRF) neous interru	ol instell instell instell instell set) Then BR The frag off the cleari The data r The frag an data r The frag an data r The frag an data fin as fin	ead of EF is secured in the last ng TE ongoi ecepti nen M gic Osi	10 bit; the tr frame ng tra on and F is se if LINT transr	ransme in a r nsfer of d inter t) is set nittin	can rrupt). g. As

Register sci status (0x04)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
External access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit Description	set w valid AUTC clear 8 : Al set w (see a clear 7 : TE Clear is not 6 : TC TC is 5 : RE Clear NOTE a) in e.g. s irq w b) in 4 : BF Clear The E set) I Whet Or a b 2 : M Clear OV w or a b 1 : M Clear OV w Or a b 1 : M Clear FE is FE is FE wi	when no snyc hen he snyc hen hen so snyc hen hen hen snyc hen hen hen hen snyc hen hen hen snyc hen hen hen snyc hen hen hen snyc hen hen hen hen snyc hen	byte r byte r JD) en rea MEAS_ neasure en rea ransm by wr ty -> c nsmit o eceive by rea f data f data f brea eak re y read y read set wh charac meas exerver y read ning e nen th et and	iding to TRIGO remented in the complex of the compl	he waremen he magered to was a registed transpersed tr	starter of reg sb of the ster end at a ref se	e also received autoister -: ne star received autoister -: ne star repty reg. Wriefore von is in flag th RD minal ne miden dof RF deson de den art bit vhere vill be su over a byte cond of assurer retect a surer retec	tus woomation AUTO tus woomation prog RF set bit leriting of the accorription progen dispending the street and is foll the street, the set, the program of the set and is not data because a logic	remer ord cally a D_ME. ord I be igg g to tra ress and the ngth a a non- ctive so on beloe ent) d then owed then ope SCI seed w then read yte wi	fter re AS) nored ansmir nen re fter th ninal b top bir ow readi by 8 (readi before ll be d	when t regis ading ne recont length. ng sci despected be. egiste UTO_I g sci de the de isallow	trans ter sci da gnize gth the data r tively r will I WEAS ata re ata by	valid mit reg ta reg d stope flags eg. 9 whe pe clea is set g. vte of	bit, and ven Lin I	Mode	is

Register sci data (in/out) (0x06)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
External access	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit Description		sci dat value	Ū		rite fo	or tran	smitt	ing by	te, rea	d rece	ived b	yte				

Register sci measurement control (0x08)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W	R/W	R/W
External access	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R	R	R	R/W	R/W	R/W	R/W
Bit Description	DBC[DBC[DBC[B1x6]3:Alautor meas> Al NOTE ceive meas 2:Al autor> Al NOTE 1:M 0-> b fallin Note LIN pc 1-> b fallin Note NOTE NOTE NOTE NOTE NOTE	0] is a 6:0] for a few particular of the few	lways orm the filter in the fi	set to e upper service (a) 16 M py bau expection TRIGO art a bart	logic: er three to 81 MHz Id meaning SYI GERED GERED	1. eshold which assurer NC Byt will b ment ot logic offigura ote me pode se coun emeas pects t, coun er wit ole nent ed, Mi t is se	valuen resulten resulten resulten resulten resulten resulten resulten resulten resulten rumsured), a 0x5! a	d for before the solution of t	e denominim to bau is disa hich w rupt) after r specif n syste cer is i byte th 16 a rol bit e clear	ouncir um filt d conf abled a vill ger ecepti ic flag em clo enable to mea x bauc	ing filter del fig reg in then erate fon of gener ck and ed assure, I rate, tomat	er. ay of ister a refore a valic ration d meas this is measu	fter a no da d breal (see so sures t the S ures ti	valid t ta will c ci_stat cime b YNC by me wh	be re- tus -> l etwee yte in - nen Rx	BRF) en 4 the

Register sci measurement counter (0x0A)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
External access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit Description	Cour Whe meas repea Note vided can b	nter is n the surem ated w : In Ba d by 4 oe fed	ent wi	d by ending the second of the	very state of the country of the cou	tart of nter o d (MF oud rat mode	flag sett te sett the re	et). The ing. esult o	e mea f the b	surem baud n	nent sh neasu	nould l remen	ıt (8 bi			

6.17 GPIO Module

- ► Up to 8 GPIOs (see IO Port Multiplexer table)
- ► Interrupt capable (configurable for positive and / or negative signal edge interrupt)




Figure 26. Principle io cell structure

6.17.1 GPIO Module Registers

Register Name	Address	Description
Output data	0x00	
Direction	0x02	
Input data	0x04	
Posedge interrupt enable	0x06	
Posedge interrupt status	0x08	
Posedge interrupt clear	0x0A	
Negedge interrupt enable	0x0C	
Negedge interrupt status	0x0E	
Negedge interrupt clear	0x10	
Port config	0x12	

Register output data (0x00)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R	R	R/W							
External access	R	R	R	R	R	R	R	R	R/W							
Bit Description		•	t data :: 0x00													

HALIOS® MULTI PURPOSE SENSOR FOR AUTOMOTIVE

PRODUCTION DATA - MAR 26, 2014

Register direction (0x02)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Internal access	R	R	R	R	R	R	R	R	R/W							
External access	R	R	R	R	R	R	R	R	R/W							
Bit Description	0 - oเ 1 - in	put, p	ion pull d ull dov : 0x00	vn en	isable abled	d										

Register input data (0x04)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
External access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit Description		input value	data : 0x00	000												

Register posedge interrupt enable (0x06)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
External access	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit Description	0 - di 1 - a	enable sabled positiv	d ve edg		elated	"inpu	t data	" bit v	vill set	interr	upt bi	t				

Register posedge interrupt clear (0x0A)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value																
Internal access									W	W	W	W	W	W	W	W
External access									W	W	W	W	W	W	W	W
Bit Description	7:0 : 0 - no 1 - cl	clear o influ ears re	ence elated	interr	upt bi	t										

Register negedge interrupt enable (0x0C)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
External access	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit Description	0 - di 1 - a	enable sabled negat value	d ive ed		relate	d "inpı	ut data	a" bit v	will se	t inter	rupt b	it				

Register negedge interrupt status (0x0E)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
External access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit Description	0 - no 1 - in	status o inter terrup value	rupt ot was		ted											

Register negedge interrupt clear (0x10)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value																
Internal access									W	W	W	W	W	W	W	W
External access									W	W	W	W	W	W	W	W
Bit Description		o influ	ence elated	interr	upt bi	t										

Register port config (0x12)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Internal access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W
External access	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W
Bit Description	1:0 : IO port config for details see IO Port Multiplexer reset value: 0x0000															

6.17.2 IO Port Multiplexer

IO Port	JTAG Debug TMODE=1	Normal Mode cfg[1:0]=00	Normal Mode cfg[1:0]=01	Normal Mode cfg[1:0]=10	Normal Mode cfg[1:0]=11
TMODE	1	0	0	0	0
100	GPIO00	GPIO00	GPIO00	GPIO00	GPIO00
IO1	GPIO01	GPIO01	GPIO01	GPIO01	GPIO01
IO2	GPIO02	GPIO02	TXD	GPIO02	TXD
IO3	GPIO03	GPIO03	RXD	GPIO03	RXD
104	TDO	GPIO04	GPIO04	SCK	SCK
105	TDI	GPIO05	GPIO05	MISO	MISO
106	TMS	GPIO06	GPIO06	MOSI	MOSI
107	TCK	GPIO07	GPIO07	CSB	CSB

7 Robustness

7.1 EMC

EMC qualification is performed on packaged device level.

Applied standards:

- Emission: IEC61967-2 (radiated, GTEM method) and IEC61967-4 (conducted, 150 Ohm method)
- Susceptibility: IEC62132-2 (radiated, GTEM method) and IEC62132-4 (conducted, DPI method)

7.2 ESD

The ESD protection circuitry is measured according to AEC-Q100-002 with the following conditions:

Test Method (HBM):

VIN = 2000 V (according to device class H1C)

REXT = 1500 Ohm

CEXT = 100 pF

Test Method (CDM):

VIN = 500 V for all pins

VIN = 750 V for corner pins


7.3 Latch up Test

Test Method:

100 mA positive and negative pulses at 85 °C according to AEC-Q100-004.

8 Package Information

Package Outline and Dimensions are according JEDEC MO-220 K, variant VHHD-4



Description	Symbol		mm		inch			
		min	typ	max	min	typ	max	
Package height	Α	0.80	0.90	1.00	0.031	0.035	0.039	
Stand off	A1	0.00	0.02	0.05	0.000	0.00079	0.002	
Thickness of terminal leads, including lead finish	A3		0.20 REF			0.0079 REF	-	
Width of terminal leads	b	0.18	0.25	0.30	0.007	0.010	0.012	
Package length / width	D/E		5.00 BSC			0.197 BSC	-	
Length / width of exposed pad	D2 / E2	3.50	3.65	3.80	0.138	0.144	0.150	
Lead pitch	е		0.5 BSC			0.02 BSC	-	
Length of terminal for soldering to substrate	L	0.35	0.40	0.45	0.014	0.016	0.018	
Number of terminal positions	N		32			32		

Note: the mm values are valid, the inch values contains rounding errors

9 Marking

9.1 Top Side

Elmos (Logo) 90906 YWW*# XXXXU

Signature	Explanation				
90906	Elmos project number				
В	Elmos project revision code				
Υ	Year of assembly (e.g. 2014)				
WW	Week of assembly				
*	Mask revision code				
#	Elmos internal code				
XXXX	Production lot number (1 to 4 digits)				
U	Assembler Code				

10 Record of Revision

Chapter	Revision	Change and Reason for Change	Date	Released Elmos
-	.04	complete document revised	Feb 27, 2014	BR/ZOE
7.1	.05	new text	Mar 26, 2014	

WARNING - Life Support Applications Policy

Elmos Semiconductor AG is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing Elmos Semiconductor AG products, to observe standards of safety, and to avoid situations in which malfunction or failure of an Elmos Semiconductor AG Product could cause loss of human life, body injury or damage to property. In the development of your design, please ensure that Elmos Semiconductor AG products are used within specified operating ranges as set forth in the most recent product specifications.

General Disclaimer

Information furnished by Elmos Semiconductor AG is believed to be accurate and reliable. However, no responsibility is assumed by Elmos Semiconductor AG for its use, nor for any infringements of patents or other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Elmos Semiconductor AG. Elmos Semiconductor AG reserves the right to make changes to this document or the products contained therein without prior notice, to improve performance, reliability, or manufacturability.

Application Disclaimer

Circuit diagrams may contain components not manufactured by Elmos Semiconductor AG, which are included as means of illustrating typical applications. Consequently, complete information sufficient for construction purposes is not necessarily given. The information in the application examples has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Elmos Semiconductor AG or others.

Contact Information

Headquarters Elmos Semiconductor AG Heinrich-Hertz-Str. 1 • D-44227 Dortmund (Germany) **:** +492317549100 ⊠: sales-germany@elmos.com : www.elmos.com Sales and Application Support Office North America 32255 Northwestern Highway • Suite 220 Farmington Hills MI 48334 (USA) **?:** +12488653200 ⋈: sales-usa@elmos.com Sales and Application Support Office Korea and Japan B-1007, U-Space 2, #670 Daewangpangyo-ro, ${\sf Sampyoung\text{-}dong}, {\sf Bunddang\text{-}gu}, {\sf Sungnam\text{-}si}$ Kyounggi-do 463-400 Korea **2**: +82317141131 ⊠: sales-korea@elmos.com Sales and Application Support Office China Elmos Semiconductor Technology (Shanghai) Co., Ltd. Unit London, 1BF GC Tower • No. 1088 Yuan Shen Road, Pudong New District • Shanghai, PR China, 200122 **2:** +862151785178 ⊠: sales-china@elmos.com Sales and Application Support Office Singapore Elmos Semiconductor Singapore Pte Ltd. 3A International Business Park #09-13 ICON@IBP • 609935 Singapore **2:** +65 6908 1261 \boxtimes : sales-singapore@elmos.com

© Elmos Semiconductor AG, 2014. Reproduction, in part or whole, without the prior written consent of Elmos Semiconductor AG, is prohibited.

Elmos Semiconductor AG reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

Elmos Semiconductor AG Data Sheet QM-No.: 25DS0049E.05