

General Description

The MAX864 CMOS, charge-pump, DC-DC voltage converter produces a positive and a negative output from a single positive input, and requires only four capacitors. The charge pump first doubles the input voltage, then inverts the doubled voltage. The input voltage ranges from +1.75V to +6.0V.

The internal oscillator can be pin-programmed from 7kHz to 185kHz, allowing the quiescent current, capacitor size, and switching frequency to be optimized. The 55Ω output impedance permits useful output currents up to 20mA. The MAX864 also has a 1µA logic-controlled shutdown.

The MAX864 comes in a 16-pin QSOP package that uses the same board area as a standard 8-pin SOIC. For more space-sensitive applications, the MAX865 is available in an 8-pin µMAX package, which uses half the board area of the MAX864.

Applications

Low-Voltage GaAsFET Bias in Wireless Handsets

VCO and GaAsFET Supply

Split Supply from 2 to 4 Ni Cells or 1 Li+ Cell

Low-Cost Split Supply for Low-Voltage

Data-Acquisition Systems

Split Supply for Analog Circuitry

LCD Panels

Features

- **♦** Requires Only Four Capacitors
- **♦ Dual Outputs (Positive and Negative)**
- ♦ Low Input Voltages: +1.75V to +6.0V
- ♦ 1µA Logic-Controlled Shutdown
- **♦ Selectable Frequencies Allow Optimization** of Capacitor Size and Supply Current


Ordering Information

Typical Operating Circuit

| PART | TEMP. RANGE | PIN-PACKAGE |
|-----------|----------------|-------------|
| MAX864C/D | 0°C to +70°C | Dice* |
| MAX864EEE | -40°C to +85°C | 16 QSOP |

^{*} Contact factory for dice specifications.

Pin Configuration



IN (+1.75V TO +6.0V) C1+ MIXIM MAX864 C1-C2+ V--2VIN C2-FC0 FC1 SHDN GND V_{IN} V_{IN} V_{IN}

NIXIN

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS (Note 1)


 $(V_{IN} = 5V, \overline{SHDN} = V_{IN}, \text{ circuit of Figure 1, T}_A = T_{MIN} \text{ to T}_{MAX}, \text{ unless otherwise noted. Typical values are at T}_A = +25^{\circ}\text{C.})$

| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | .75 | 1.25 0.6 2.4 7 12 0.1 7 33 | 6.0 1.0 3.65 11 18 1 | V V mA |
|---|------------------------|---|-------------------------------------|--------------|
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | 5 24 | 0.6 2.4 7 12 0.1 7 | 1.0 3.65 11 18 | V mA |
| | 5 | 2.4 7 12 0.1 7 | 1.0 3.65 11 18 | V mA |
| Supply Current | 24 | 2.4 7 12 0.1 7 | 1.0 3.65 11 18 | mA |
| Supply Current | 24 | 2.4 7 12 0.1 7 | 3.65 11 18 1 | - |
| Supply Current | 24 | 7 12 0.1 7 | 11 18 1 | - |
| $FC1 = IN, FC0 = GND, f = 100kHz$ $FC1 = FC0 = IN, f = 185kHz$ $Shutdown Current$ $FC1 = FC0 = IN \text{ or } GND, \overline{SHDN} = GND$ $FC1 = FC0 = GND$ $FC1 = GND, FC0 = IN$ $FC1 = IN, FC0 = GND$ $FC1 = IN, FC0 = GND$ $FC1 = FC0 = IN$ $INPUTS \text{ AND OUTPUTS}$ $Logic Input Low Voltage$ $SHDN, FC0, FC1$ $Logic Input High Voltage$ $SHDN, FC0, FC1$ $SHDN, FC0 = FC1 = GND \text{ or } IN$ $V+ \text{ to } IN \text{ Shutdown Resistance}$ $IV_+ = 10mA$ | 24 | 12 0.1 7 | 18 | - |
| | 24 | 0.1 7 | 1 | μΑ |
| Oscillator Frequency | 24 | 7 | | μA |
| Oscillator Frequency | 24 | | 10 | |
| Oscillator Frequency FC1 = IN, FC0 = GND 7 FC1 = FC0 = IN 1 INPUTS AND OUTPUTS Logic Input Low Voltage SHDN, FC0, FC1 2 Logic Input High Voltage SHDN, FC0, FC1 3 Logic Input Bias Current SHDN, FC0 = FC1 = GND or IN - V+ to IN Shutdown Resistance IV+ = 10mA | | 33 | | 1 |
| FC1 = IN, FC0 = GND | | 55 | 48 | - kHz |
| INPUTS AND OUTPUTS Logic Input Low Voltage SHDN, FC0, FC1 Logic Input High Voltage SHDN, FC0, FC1 Logic Input Bias Current SHDN, FC0 = FC1 = GND or IN V+ to IN Shutdown Resistance Iv+ = 10mA | 70 | 100 | 140 | |
| Logic Input Low Voltage SHDN, FC0, FC1 Logic Input High Voltage SHDN, FC0, FC1 3 Logic Input Bias Current V+ to IN Shutdown Resistance IV+ = 10mA | FC1 = FC0 = IN 130 185 | | | 1 |
| Logic Input High Voltage SHDN, FC0, FC1 SHDN, FC0 = FC1 = GND or IN V+ to IN Shutdown Resistance IV+ = 10mA | | | | - |
| Logic Input Bias Current \overline{SHDN} , FC0 = FC1 = GND or INV+ to IN Shutdown Resistance I_{V+} = 10mA | | 2.2 | 1.0 | V |
| V+ to IN Shutdown Resistance I _{V+} = 10mA | 3.5 | 2.8 | | V |
| | -1 | | 1 | μA |
| | | 22 | 100 | Ω |
| V- to GND Shutdown Resistance I _{V-} = 10mA | | 6 | 50 | Ω |
| $I_{V+} = 10 \text{mA}, I_{V-} = 0 \text{mA}$ | | 55 | 75 | Ω |
| Output Resistance $T_{A} = T_{MIN} \text{ to } T_{MAX}$ | | | 100 | |
| (Note 1) $V_{+} = 10V, I_{V_{-}} = 10mA \text{ (forced)}$ $T_{A} = +25^{\circ}C$ | | 34 | 50 | |
| $V + = TOV, TV = TOTTA (TOTCED)$ $T_A = T_{MIN} \text{ to } T_{MAX}$ | | | 60 | |
| Voltage Conversion Efficiency V+, R _L = ∞ | 95 | 99 | | - % |
| Voltage Conversion Efficiency V_{-} , $R_L = \infty$ | | 99 | | |

Note 1: Measured using the capacitor values in Table 1. Capacitor ESR contributes approximately 10% of the output impedance [ESR + 1 / (pump frequency x capacitance)].


Typical Operating Characteristics

 $(V_{IN} = 5.0V, capacitor values in Table 1, T_A = +25^{\circ}C, unless otherwise noted.)$




Typical Operating Characteristics (continued)

 $(V_{IN} = 5.0V, capacitor values in Table 1, T_A = +25°C, unless otherwise noted.)$



Typical Operating Characteristics (continued)

 $(V_{IN} = 5.0V, capacitor values in Table 1, T_A = +25°C, unless otherwise noted.)$



Pin Description

| PIN | NAME | FUNCTION | |
|------------------|------|--|--|
| 1 | C1- | Negative Terminal of the Flying Boost Capacitor | |
| 2 | C2+ | Positive Terminal of the Flying Inverting Capacitor | |
| 3, 11 | GND | Ground (connect pins 3 and 11 together) | |
| 4 | C2- | Negative Terminal of the Flying Inverting Capacitor | |
| 5 | V- | Output of the Inverting Charge Pump | |
| 6 | SHDN | Active-Low Shutdown Input. With $\overline{\text{SHDN}}$ low, the part is in shutdown mode and its supply current is less than 1µA. In shutdown mode, V+ connects to IN through a 22 Ω switch, and V- connects to GND through a 6Ω switch. | |
| 7 | FC1 | Frequency Select, MSB (see Table 1) | |
| 8 | FC0 | Frequency Select, LSB (see Table 1) | |
| 9, 10, 13, 14 | N.C. | No Connect—no internal connection Connect these to ground to improve thermal dissipation. | |
| 12 | IN | Positive Power-Supply Input | |
| 15 | V+ | Output of the Boost Charge Pump | |
| 16 | C1+ | Positive Terminal of the Flying Boost Capacitor | |




Figure 1. Test Circuit

Detailed Description

The MAX864 requires only four external capacitors to implement a voltage doubler/inverter. These may be ceramic or polarized capacitors (electrolytic or tantalum) with values ranging from 0.47µF to 100µF.

Figure 2a illustrates the ideal operation of the positive voltage doubler. The on-chip oscillator generates a 50% duty-cycle clock signal. During the first half cycle, switches S2 and S4 open, switches S1 and S3 close, and capacitor C1 charges to the input voltage (VIN). During the second half cycle, switches S1 and S3 open, switches S2 and S4 close, and capacitor C1 is level shifted upward by VIN volts. Assuming ideal switches and no load on C3, charge transfers into C3 from C1 such that the voltage on C3 will be $2\mbox{VIN}$, generating the positive supply output (V+).

Figure 2b illustrates the ideal operation of the negative converter. The switches of the negative converter are out of phase from the positive converter. During the second half cycle, switches S6 and S8 open, and switches S5 and S7 close, charging C2 from V+ (pumped up to 2V_{IN} by the positive charge pump) to GND. In the first half of the clock cycle, switches S5 and S7 open, switches S6 and S8 close, and the charge on capacitor C2 transfers to C4, generating the negative supply. The eight switches are CMOS power MOSFETs. Switches S1, S2, S4, and S5 are P-channel devices, while switches S3, S6, S7, and S8 are N-channel devices.

Charge-Pump Frequency and Capacitor Selection

The MAX864 offers four different charge-pump frequencies. To select a desired frequency, define pins FC0 and FC1 as shown in Table 1. Lower charge-pump frequencies produce lower average supply currents, while higher charge-pump frequencies require smaller capacitors.

Table 1 also lists the recommended charge-pump capacitor values for each pump frequency. Using values larger than those recommended will have little effect on the output current. Using values smaller than those recommended will reduce the available output current and increase the output ripple. To cut the output ripple in half, double the values of C3 and C4.

To maintain the lowest output resistance, use capacitors with low effective series resistance (ESR). At each switching frequency, the charge-pump output resistance is a function of C1, C2, C3, and C4's ESR. Minimizing the charge-pump capacitors' ESR minimizes output resistance. Use ceramic capacitors for best results.

Table 1. Frequency Selection

| FC1 | FC0 | FREQUENCY (kHz) | CAPACITORS C1–C4 (μF) |
|-----|-----|--------------------|-----------------------------|
| 0 | 0 | 7 | 33 |
| 0 | 1 | 33 | 6.8 |
| 1 | 0 | 100 | 2.2 |
| 1 | 1 | 185 | 1 |




Figure 2. Idealized Voltage Quadrupler: a) Positive Charge Pump; b) Negative Charge Pump

Charge-Pump Output

The MAX864 is not a voltage regulator: the output source resistance of either charge pump is approximately 55Ω at room temperature (with $V_{IN} = 5V$); and V_{+} and V_{-} approach +10V and -10V, respectively, when lightly loaded. Both V_{+} and V_{-} will droop toward GND as the current draw from either V_{+} or V_{-} increases, since V_{-} is derived from V_{+} . Treating each converter separately, the droop of the negative supply ($V_{DROOP_{-}}$) is the product of the current draw from V_{-} ($I_{V_{-}}$) and the source resistance of the negative converter (RS-):

$$V_{DROOP} = I_{V} \times RS$$

The droop of the positive supply (V_{DROOP+}) is the product of the current draw from the positive supply (I_{LOAD+}) and the source resistance of the positive converter (RS+), where I_{LOAD+} is the combination of I_{V-} and the external load on V+ (I_{V+}) :

$$V_{DROOP+} = I_{LOAD+} \times RS + = (I_{V+} + I_{V-}) \times RS +$$

Determine V+ and V- as follows:

$$V+ = 2V_{IN} - V_{DROOP+}$$

 $V- = (V+ - V_{DROOP})$
 $= -(2V_{IN} - V_{DROOP+} - V_{DROOP-})$

The output resistances for the positive and negative charge pumps are tested and specified separately. The positive charge pump is tested with V- unloaded. The negative charge pump is tested with V+ supplied from an external source, isolating the negative charge pump.

Current draw from either V+ or V- is supplied by the reservoir capacitor alone during one half cycle of the clock. Calculate the resulting ripple voltage on either output as follows:

$$V_{RIPPLE} = \frac{1}{2}I_{LOAD} (1 / f_{PUMP}) (1 / C_{RESERVOIR})$$

where I_{LOAD} is the load on either V+ or V-. For example, with an f_{PUMP} of 33kHz and 6.8µF reservoir capacitors, the ripple is 26mV when I_{LOAD} is 12mA. Remember that, in most applications, the total load on V+ is the V+ load current (I_{V+}) and the current taken by the negative charge pump (I_V-).

Shutdown

The MAX864 features a shutdown mode that reduces the maximum supply current to 1 μ A over temperature. The \overline{SHDN} pin is an active-low TTL logic-level input. If the shutdown feature is unused, connect \overline{SHDN} to IN. In shutdown mode, V+ connects to IN through a 22 Ω switch and V- connects to GND through a 6 Ω switch.

Efficiency Considerations

Theoretically, a charge-pump voltage multiplier can approach 100% efficiency under the following conditions:

- The charge-pump switches have virtually no offset, and extremely low on-resistance.
- The drive circuitry consumes minimal power.
- The impedances of the reservoir and pump capacitors are negligible.

For the MAX864, the energy loss per clock cycle is the sum of the energy loss in the positive and negative converters, as follows:

LOSS_{CYCLE} = LOSS_{POS} + LOSS_{NEG}
=
$$\frac{1}{2}$$
C1 $\left[(V+)^2 - 2(V+) (V_{IN}) \right]$
+ $\frac{1}{2}$ C2 $\left[(V+)^2 - (V-)^2 \right]$

where V+ and V- are the actual measured output voltages.

The average power loss is simply:

Resulting in an efficiency of:

$$P_{LOSS} = LOSS_{CYCLE} \times f_{PUMP}$$

 $\eta = Total Output Power / (Total Output Power - P_{LOSS})$

There will be a substantial voltage difference between $(V+-V_{IN})$ and V_{IN} for the positive pump, and between V+ and V- if the impedances of the pump capacitors (C1 and C2) are large with respect to their respective output loads.

Larger reservoir capacitor (C3 and C4) values will reduce output ripple. Larger values of both pump and reservoir capacitors will improve efficiency.

_Applications Information

Positive and Negative Converter

The most common application of the MAX864 is as a dual charge-pump voltage converter that provides positive and negative outputs of two times a positive input voltage for biasing analog circuitry (Figure 3). Select a charge-pump frequency high enough so it does not interfere with other circuitry, but low enough to maintain low supply current. See Table 1 for the correct device configuration.

Paralleling Devices

Paralleling multiple MAX864s reduces the output resistance of both the positive and negative converters (Figure 4). The effective output resistance is the output resistance of one device divided by the total number of devices. Separate C1 and C2 charge-pump capacitors are required for each MAX864, but the reservoir capacitors C3 and C4 can be shared.




Figure 3. Positive and Negative Converter




Figure 4. Paralleling Two MAX864s

Heavy Output Current Loads

When under heavy loads, where V+ is sourcing current into V- (i.e., load current flows from V+ to V-, rather than from supply to ground), do not allow the V- supply to pull above ground. In applications where large currents flow from V+ to V-, use a Schottky diode (1N5817) between GND and V-, with the anode connected to GND (Figure 5).

Layout and Grounding

Good layout is important, primarily for good noise performance. To ensure good layout, mount all components as close together as possible, keep traces short to minimize parasitic inductance and capacitance, and use a ground plane. Connecting all N.C. pins to a ground plane improves thermal dissipation.





Figure 5. High V- Load Circuit

_____Chip Topography



TRANSISTOR COUNT: 143
SUBSTRATE CONNECTED TO V+

Package Information

