Siliconix Si9100

# 3-W High-Voltage Switchmode Regulator

### **Features**

- 10- to 70-V Input Range
- Current-Mode Control
- On-Chip 150-V, 5-Ω MOSFET Switch
- Reference Selection
- Si9100 − ±1%

   High Efficiency Operation (> 80%)
- Internal Start-Up Circuit
  - Internal Oscillator (1 MHz)
    SHUTDOWN and RESET


### **Description**

The Si9100 high-voltage switchmode regulators are monolithic BiC/DMOS integrated circuits which contain most of the components necessary to implement high-efficiency dc-to-dc converters up to 3 watts. They can either be operated from a low-voltage dc supply, or directly from a 10- to 70-V unregulated dc power source. The Si9100 may be used with an appropriate transformer to implement most single-ended isolated power

converter topologies (i.e., flyback and forward), or by using a level shift circuit can generate a +5-V or a -5-V non-isolated output from a -48-V source.

The Si9100 is available in 14-pin plastic DIP and 20-pin PLCC packages. It is specified over the industrial, D suffix (-40 to 85 °C) temperature ranges.

### **Functional Block Diagram**



Note: Figures in parenthesis represent pin numbers for 20-pin package.

P-34984-Rev. D (04/18/94)

3-1

## 8254735 0018061 518

# **Absolute Maximum Ratings**

Voltages Referenced to $-V_{IN}$ ( $V_{CC} < +V_{IN} + 0.3 V$ )
V <sub>CC</sub> 15 V
+V <sub>IN</sub> 70 V
V <sub>DS</sub> 150 V
I <sub>D</sub> (Peak) (Note: 300 μs pulse, 2% duty cycle) 2.5 A
I <sub>D</sub> (rms)
Logic Inputs (RESET,
SHUTDOWN, OSC IN)0.3 V to V <sub>CC</sub> + 0.3 V
Linear Inputs (FEEDBACK, SOURCE)0.3 V to 7 V
HV Pre-Regulator Input Current (continuous) 3 mA
Storage Temperature
Operating Temperature40 to 85°C

Junction Temperature (T <sub>J</sub> )	150°C
Power Dissipation (Package) <sup>a</sup>	
14-Pin Plastic DIP (J Suffix)b	750 mW
20-Pin PLCC (N Suffix) <sup>c</sup>	
Thermal Impedance ( $\Theta_{JA}$ )	
14-Pin Plastic DIP	. 167°C/W
20-Pin PLCC	90°C/W

### Notes

a. Device mounted with all leads soldered or welded to PC board.

b. Derate 6 mW/°C above 25°C c. Derate 11.2 mW/°C above 25°C

### **Recommended Operating Range**

Voltages Referenced to -V <sub>IN</sub>	
V <sub>CC</sub> 9.5 V to 13.5 V	7
+V <sub>IN</sub> 10 V to 70 V	
tosc 40 kHz to 1 MH	Z

# Specifications<sup>a</sup>

3-2

		Test Conditions UnlessOtherwise Specified DISCHARGE = -V <sub>IN</sub> = 0 V		D Su	Limits ffix -40 to		
Parameter	Symbol	$V_{CC} = 10 \text{ V}, +V_{IN} = 48 \text{ V}$ $R_{BIAS} = 390 \text{ k}\Omega, R_{OSC} = 330 \text{ k}\Omega$	Tempb	Minc	Typ <sup>d</sup>	Maxc	Unit
Reference							
Output Voltage	V <sub>R</sub>	OSC IN = $-V_{IN}$ (OSC Disabled) $R_L = 10 \text{ M}\Omega$	Room	3.92	4.0	4.08	v
Output Impedance <sup>e</sup>	Z <sub>OUT</sub>		Room	15	30	45	kΩ
Short Circuit Current	I <sub>SREF</sub>	$V_{REF} = -V_{IN}$	Room	70	100	130	μА
Temperature Stability <sup>e</sup>	T <sub>REF</sub>		Full		0.5	1.0	mV/°C
Oscillator							
Maximum Frequencye	f <sub>MAX</sub>	R <sub>OSC</sub> = 0	Room	1	3		MHz
W. Calab A		R <sub>OSC</sub> = 330 kΩ, See Note f	Room	80	100	120	1.110
Initial Accuracy	fosc	$R_{OSC} = 150 \text{ k}\Omega$ , See Note f	Room	160	200	240	kHz
Voltage Stability	Δf/f	$\Delta f/f = f(13.5 \text{ V}) - f, (9.5 \text{ V})/f(9.5 \text{ V})$	Room		10	15	%
Temperature Coefficiente	Tosc		Full		200	500	ppm/°C
Error Amplifier							
Feedback Input Voltage	V <sub>FB</sub>	FB Tied to COMP OSC In = -V <sub>IN</sub> (OSC Disabled)	Room	3.96	4.00	4.04	v
Input BIAS Current	$I_{\mathrm{FB}}$	$OSC IN = -V_{IN}, V_{FB} = 4 V$	Room		25	500	nA

P-34984-Rev. D (04/18/94)

8254735 0018062 454

### **Siliconix**

# Specifications<sup>a</sup>

		Test Conditions UnlessOtherwise Specified DISCHARGE = -V <sub>IN</sub> = 0 V		D Su	<b>D Suffi</b> ffix -40 t		
Parameter	Symbol	$V_{CC} = 10 \text{ V}, +V_{IN} = 48 \text{ V}$ $R_{BIAS} = 390 \text{ k}\Omega, R_{OSC} = 330 \text{ k}\Omega$	Tempb	Min <sup>c</sup>	Typd	Maxc	Unit
Error Amplifier (Cont'd)				riser Sil	y vite	14.00 2006 11	
Input OFFSET Voltage	Vos		Room		± 15	±40	mV
Open Loop Voltage Gaine	A <sub>VOL</sub>	OSCIN - V (OSCIN-ALIA	Room	60	80		dB
Unity Gain Bandwidthe	BW	$OSC IN = -V_{IN}, (OSC Disabled)$	Room		1		MHz
Dynamic Output Impedance <sup>e</sup>	Zout	•	Room		1000	2000	Ω
Output Current	7	SOURCE (V <sub>FB</sub> = 3.4 V)	Room		-2.0	-1.4	<del>-</del>
output current	I <sub>OUT</sub>	SINK ( $V_{FB} = 4.5 \text{ V}$ )	Room	0.12	0.15		mA
Power Supply Rejection	PSRR	OSC IN = - V <sub>IN</sub> , (OSC Disabled)	Room	50	70		dB
Current Limit	Ben 181			30V - A		g Tak 2	L
Threshold Voltage	V <sub>SOURCE</sub>	$R_L = 100 \Omega$ from DRAIN to $V_{CC}$ $V_{FB} = 0 V$	Room	1.0	1.2	1.4	v
Delay to Output <sup>e</sup>	t <sub>d</sub>	$R_L = 100 \Omega$ from DRAIN to $V_{CC}$ $V_{SOURCE} = 1.5 V$ , See Figure 1	Room		100	200	ns
Pre-Regulator/Start-Up			July 1		, a), in	15,89	
Input Voltage	+V <sub>IN</sub>	$I_{IN} = 100 \mu\text{A}$	Room			70	v
Input Leakage Current	+I <sub>IN</sub>	V <sub>CC</sub> ≥ 10 V	Room			10	μА
Pre-Regulator Start-Up Current	ISTART	Pulse Width $\leq 300 \mu s$ $V_{CC} = V_{UVLO}$	Room	8	15		mA
V <sub>CC</sub> Pre-Regulator Turn-Off Threshold Voltage	V <sub>REG</sub>	I <sub>PRE-REGULATOR</sub> = 10 μA	Room	7.8	9.4	9.7	
Undervoltage Lockout	V <sub>UVLO</sub>	$R_L = 100 \Omega$ from DRAIN to $V_{CC}$ See Detailed Description	Room	7.0	8.8	9.2	v
V <sub>REG</sub> -V <sub>UVLO</sub>	V <sub>DELTA</sub>		Room	0.3	0.6		
Supply				-3.30 d	963 Tolk		
Supply Current	Icc		Room	0.45	0.6	1.0	mА
Bias Current	I <sub>BIAS</sub>		Room	10	15	20	μА
Logic			eer oss				
SHUTDOWN Delaye	t <sub>SD</sub>	V <sub>SOURCE</sub> = -V <sub>IN</sub> , See Figure 2	Room		50	100	3600
HUIDOWN Pulse Widthe	t <sub>SW</sub>		Room	50			
RESET Pulse Widthe	t <sub>RW</sub>	9 Firm 2	Room	50	-		ns
atching Pulse Width <sup>c</sup> HUTDOWN and RESET Low	t <sub>LW</sub>	See Figure 3		25			
nput Low Voltage	$V_{IL}$		Room	-+		2.0	
nput High Voltage	V <sub>IH</sub>		Room	8.0			v
nput Current nput Voltage High	I <sub>IH</sub>	$V_{IN} = 10 \text{ V}$	Room		1	5	
nput Current nput Voltage Low	I <sub>IL</sub>	$V_{IN} = 0 V$	Room	-35	-25		μΑ

3-3


# Specifications<sup>a</sup>

		Test Conditions UnlessOtherwise Specified DISCHARGE = -V <sub>IN</sub> = 0 V			D Suffix fix -40 to	- 1	
Parameter	Symbol	$V_{CC} = 10 \text{ V}, +V_{IN} = 48 \text{ V}$ $R_{BIAS} = 390 \text{ k}\Omega, R_{OSC} = 330 \text{ k}\Omega$	Tempb	Min <sup>e</sup>	Typd	Maxc	Unit
MOSFET Switch							
Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>SOURCE</sub> = V <sub>SHUTDOWN</sub> = 0 V I <sub>DRAIN</sub> = 100 μA	Full	150	180		v
Drain-Source On Resistanceg	r <sub>DS(on)</sub>	V <sub>SOURCE</sub> = 0 V, I <sub>DRAIN</sub> = 100 mA	Room		3	5	Ω
Drain Off Leakage Current	I <sub>DSS</sub>	V <sub>SOURCE</sub> = V <sub>SHUTDOWN</sub> = 0 V V <sub>DRAIN</sub> = 100 V	Room			10	μА
Drain Capacitance	C <sub>DS</sub>	$V_{\text{SOURCE}} = V_{\text{SHUTDOWN}} = 0 \text{ V}$	Room		35		pF

- Notes
  a. Refer to PROCESS OPTION FLOWCHART for additional information.
- b. Room = 25°C, Full = as determined by the operating temperature suffix.
- The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.
- Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- Guaranteed by design, not subject to production test.

  CSTRAY Pin 8 =  $\leq 5 \text{ pF}$
- Temperature coefficient of r<sub>DS(on)</sub> is 0.75% per °C, typical.

# **Timing Waveforms**






Figure 1.

Figure 2.




Figure 3.

P-34984---Rev. D (04/18/94)


3-4


8254735 0018064 227

Si9100


### **Siliconix**

# **Typical Characteristics**






# **Pin Configurations**



Order Number Plastic DIP: Si9100DJ



Order Number astic PLCC: Si9100DN

15	Thought Dec.	SI TOOD I
14		

	P	in
Function	14-Pin DIP	20-Pin PLCC*
BIAS	1	2
+V <sub>IN</sub>	2	3
DRAIN	3	5
SOURCE	4	7
-V <sub>IN</sub>	5	8
$v_{cc}$	6	9
OSCOUT	7	10
OSC IN	8	11
DISCHARGE	9	12
$V_{REF}$	10	14
SHUTDOWN	11	16
RESET	12	17
COMP	13	18
FB	14	20
*Pins 1, 4, 6, 13, 1	5, and 19 = N/C	

P-34984-Rev. D (04/18/94)

3-5

### **Detailed Description**

### Pre-Regulator/Start-Up Section

Due to the low quiescent current requirement of the Si9100 control circuitry, bias power can be supplied from the unregulated input power source, from an external regulated low-voltage supply, or from an auxiliary "bootstrap" winding on the output inductor or transformer.

When power is first applied during start-up,  $+V_{IN}$  will draw a constant current. The magnitude of this current is determined by a high-voltage depletion MOSFET device which is connected between  $+V_{IN}$  and  $V_{CC}$ . This start-up circuitry provides initial power to the IC by charging an external bypass capacitance connected to the  $V_{CC}$  pin. The constant current is disabled when  $V_{CC}$  exceeds 9.4 V. If  $V_{CC}$  is not forced to exceed the 9.4-V threshold, then  $V_{CC}$  will be regulated to a nominal value of 9.4 V by the pre-regulator circuit.

As the supply voltage rises toward the normal operating conditions, an internal undervoltage (UV) lockout circuit keeps the output MOSFET disabled until V<sub>CC</sub> exceeds the undervoltage lockout threshold (typically 8.8 V). This guarantees that the control logic will be functioning properly and that sufficient gate drive voltage is available before the MOSFET turns on. The design of the IC is such that the undervoltage lockout threshold will not exceed the pre-regulator turn-off voltage. Power dissipation can be minimized by providing an external power source to V<sub>CC</sub> such that the constant current source is always disabled.

Note: During start-up or when V<sub>CC</sub> drops below 9.4 V the start-up circuit is capable of sourcing up to 20 mA. This may lead to a high level of power dissipation in the IC (for a 48-V input, approximately 1 W). Excessive start-up time caused by external loading of the V<sub>CC</sub> supply can result in device damage. Figure 4 gives the typical pre-regulator current at start-up as a function of input voltage.

### **BIAS**

To properly set the bias for the Si9100, a 390-k  $\Omega$  resistor should be tied from BIAS to  $-V_{IN}$ . This determines the magnitude of bias current in all of the analog sections and the pull-up current for the SHUTDOWN and RESET pins. The current flowing in the bias resistor is nominally 15  $\mu$ A.

### Reference Section

The reference section of the Si9100 consists of a temperature compensated buried zener and trimmable divider network. The output of the reference section is connected internally to the non-inverting input of the error amplifier. Nominal reference output voltage is 4 V. During the reference trimming procedure the error amplifier is connected for unity gain in order to compensate for the input offset voltage in the error amplifier.

The output impedance of the reference section has been purposely made high so that a low impedance external voltage source can be used to override the internal voltage source, if desired, without otherwise altering the performance of the device.

### Error Amplifier

Closed-loop regulation is provided by the error amplifier, which is intended for use with "around-the-amplifier" compensation. A MOS differential input stage provides for low input leakage current. The noninverting input to the error amplifier (VREF) is internally connected to the output of the reference supply and should be bypassed with a small capacitor to ground.

### Oscillator Section

The oscillator consists of a ring of CMOS inverters, capacitors, and a capacitor discharge switch. Frequency is set by an external resistor between the OSC IN and OSC OUT pins. (See Figure 5 for details of resistor value vs. frequency.) The DISCHARGE pin should be tied to  $-V_{\rm IN}$  for normal internal oscillator operation. A frequency divider in the logic section limits switch duty cycle to  $\leq 50\%$  by locking the switching frequency to one half of the oscillator frequency.

Remote synchronization is accomplished by capacitive coupling of a positive SYNC pulse into the OSC IN terminal. For a 5-V pulse amplitude and 0.5- $\mu$ s pulse width, typical values would be 100 pF in series with 3 k $\Omega$  to OSC IN.

P-34984---Rev. D (04/18/94)

3-6

8254735 0018066 OTT **=** 

# Power Conversion, PCMCIA Interface Battery Management

# **Detailed Description (Cont'd)**

### SHUTDOWN and RESET

SHUTDOWN and RESET are intended for overriding the output MOSFET switch via external control logic. The two inputs are fed through a latch preceding the output switch. Depending on the logic state of RESET, SHUTDOWN can be either a latched or unlatched input. The output is off whenever SHUTDOWN is low. By simultaneously having SHUTDOWN and RESET low, the latch is set and SHUTDOWN has no effect until RESET goes high. The truth table for these inputs is given in Table 1.

Both pins have internal current source pull-ups and should be left disconnected when not in use. An added feature of the current sources is the ability to connect a capacitor and an open-collector driver to the SHUTDOWN or RESET pins to provide variable shutdown time.

Table 1. Truth Table for the SHUTDOWN and RESET Pins


SHUTDOWN	RESET	Output
Н	Н	Normal Operation
Н	ì	Normal Operation (No Change)
L	Н	Off (Not Latched)
L	L	Off (Latched)
ſ	L	Off (Latched, No Change)

### **Output Switch**

The output switch is a 5- $\Omega$ , 150-V lateral DMOS device. Like discrete MOSFETs, the switch contains an intrinsic body-drain diode. However, the body contact in the Si9100 is connected internally to  $-V_{IN}$  and is independent of the SOURCE.

## **Applications**

Buck-Boost Non-Isolated 1-W Supply




P-34984-Rev. D (04/18/94)

■ 8254735 0018067 T36 ■


3-7

### Applications (Cont'd)

Non-Isolated 1-W Supply (Buck)



One-Watt Flyback Converter for Telecommunications Power Supplies\*



\* For additional information on using the Si9100 in telecommunications and ISDN power supplies, see AN713 and AN702.

3-8 P-34984—Rev. D (04/18/94)

**8254735 0018068 972**