

www.ti.com

SLLS301P-APRIL 1998-REVISED APRIL 2009

HIGH-SPEED DIFFERENTIAL LINE DRIVERS AND RECEIVERS


FEATURES

- Meets or Exceeds the Requirements of ANSI TIA/EIA-644-1995 Standard
- Full-Duplex Signaling Rates up to 100 Mbps (See Table 1)
- Bus-Terminal ESD Exceeds 12 kV
- Operates From a Single 3.3-V Supply
- Low-Voltage Differential Signaling With Typical Output Voltages of 350 mV and a 100-Ω Load
- Propagation Delay Times
 - Driver: 1.7 ns Typ
 - Receiver: 3.7 ns Typ
- Power Dissipation at 200 MHz
 - Driver: 25 mW Typical
 - Receiver: 60 mW Typical
- LVTTL Input Levels Are 5-V Tolerant
- Receiver Maintains High Input Impedance With $V_{CC} < 1.5 \ V$
- Receiver Has Open-Circuit Fail Safe

DESCRIPTION


The SN65LVDS179, SN65LVDS180, SN65LVDS050, and SN65LVDS051 are differential line drivers and receivers that use low-voltage differential signaling (LVDS) to achieve signaling rates as high as 400 Mbps (see the *Application Information* section). The TIA/EIA-644 standard compliant electrical interface provides a minimum differential output voltage magnitude of 247 mV into a 100- Ω load and receipt of 50-mV signals with up to 1 V of ground potential difference between a transmitter and receiver.


The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately $100-\Omega$ characteristic impedance. The transmission media may be printed-circuit board traces, backplanes, or cables. (Note: The ultimate rate and distance of data transfer depends on the attenuation characteristics of the media, the noise coupling to the environment, and other application specific characteristics).



SN65LVDS180D (Marked as LVDS180) SN65LVDS180PW (Marked as LVDS180) (TOP VIEW)

1 r	NC [R [RE [DE [GND [GND [2 1 3 1 4 1	4 Vcc 3 Vcc 2 A 1 B 0 Z 9 Y 8 NC	$D = \frac{5}{10} + \frac{9}{10} + \frac{10}{2}$ $DE = \frac{3}{RE} + \frac{12}{R} + $
-----	---	-------------------	--	--





A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLLS301P-APRIL 1998-REVISED APRIL 2009



www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION (CONTINUED)

These devices offer various driver, receiver, and enabling combinations in industry-standard footprints. Because these devices are intended for use in simplex or distributed simplex bus structures, the driver enable function does not put the differential outputs into a high-impedance state but rather disconnects the input and reduces the quiescent power used by the device. (For these functions with a high-impedance driver output, see the SN65LVDM series of devices.) All devices are characterized for operation from -40°C to 85°C.

Part Number	All Buffers Active	Rx Buffer Only	Tx Buffer Only
SN65LVDS179	150 Mbps	150 Mbps	400 Mbps
SN65LVDS180	150 Mbps	150 Mbps	400 Mbps
SN65LVDS050	100 Mbps	100 Mbps	400 Mbps
SN65LVDS051	100 Mbps	100 Mbps	400 Mbps

Table 1. Maximum Recommended Operating Speeds

PACKAGE				
SMALL OUTLINE (D)	SMALL OUTLINE (DGK)	SMALL OUTLINE (PW)		
SN65LVDS050D	—	SN65LVDS050PW		
SN65LVDS051D	—	SN65LVDS051PW		
SN65LVDS179D	SN65LVDS179DGK	—		
SN65LVDS180D	—	SN65LVDS180PW		

AVAILABLE OPTIONS(1)

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

FUNCTION TABLES

SN65LVDS179 RECEIVER

INPUTS	OUTPUT ⁽¹⁾
$V_{ID} = V_A - V_B$	R
V _{ID} ≥ 50 mV	Н
50 mV < V _{ID} < 50 mV	?
V _{ID} ≤ -50 mV	L
Open	Н

(1) H = high level, L = low level, ? = indeterminate

SN65LVDS179 DRIVER⁽¹⁾

INPUT	OUTPUTS			
D	Y	Z		
L	L	Н		
Н	Н	L		
Open	L	Н		

(1) H = high level, L = low level

Texas

INSTRUMENTS

SLLS301P-APRIL 1998-REVISED APRIL 2009

SN65LVDS180, SN65LVDS050, and SN65LVDS051 RECEIVER⁽¹⁾

INPUTS	OUTPUT	
$V_{ID} = V_A - V_B$	RE	R
V _{ID} ≥ 50 mV	L	Н
50 mV < V _{ID} < 50 mV	L	?
V _{ID} ≤ -50 mV	L	L
Open	L	Н
X	Н	Z


(1) H = high level, L = low level, Z = high impedance, X = don't care, ? = indeterminate

SN65LVDS180, SN65LVDS050, and SN65LVDS051 DRIVER⁽¹⁾

INF	PUTS	OUTPUTS		
D	DE	Y	Z	
L	Н	L	Н	
Н	Н	Н	L	
Open	Н	L	Н	
Х	L	Off	Off	

(1) H = high level, L = low level, Z = high impedance, X = don't care, Off = no output

EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



Copyright © 1998–2009, Texas Instruments Incorporated

Product Folder Link(s): SN65LVDS179 SN65LVDS180 SN65LVDS050 SN65LVDS051



SLLS301P-APRIL 1998-REVISED APRIL 2009

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			UNIT
V_{CC} (see $^{(2)}$)	Supply voltage range		–0.5 V to 4 V
		D, R, DE, RE	–0.5 V to 6 V
	Voltage range:	Y, Z, A, and B	–0.5 V to 4 V
V _{OD}	Differential output voltage:		1 V
	Electrostatic discharge:	Y, Z, A, B , and GND (see ⁽³⁾)	CLass 3, A:12 kV, B:600 V
		All	Class 3, A:7 kV, B:500 V
	Continuous power dissipation		See Dissipation Rating Table
	Storage temperature range	–65°C to 150°C	
	Lead temperature 1,6 mm (1/1	250°C	

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages are with respect to network ground terminal.

(3) Tested in accordance with MIL-STD-883C Method 3015.7.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C ⁽¹⁾	T _A = 85°C POWER RATING
PW(14)	736 mW	5.9 mW/°C	383 mW
PW(16)	839 mW	6.7 mW/°C	437 mW
D(8)	635 mW	5.1 mW/°C	330 mW/°C
D(14)	987 mW	7.9 mW/°C	513 mW/°C
D(16)	1110 mW	8.9 mW/°C	577 mW/°C
DGK	424 mW	3.4 mW/°C	220 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no airflow.

RECOMMENDED OPERATING CONDITIONS

Submit Documentation Feedback

		MIN	NOM MAX	UNIT
V _{CC}	Supply voltage	3	3.3 3.6	V
V _{IH}	High-level input voltage	2		V
V _{IL}	Low-level input voltage		0.8	V
V _{ID}	Magnitude of differential input voltage	0.1	0.6	V
V _{OD} (dis)	Magnitude of differential output voltage with disabled driver		520	mV
$V_{\rm OY} \text{or} V_{\rm OZ}$	Driver output voltage	0	2.4	V
V _{IC}	Common-mode input voltage (see Figure 5)	$\frac{ V_{ID} }{2}$	$2.4 - \frac{ V_{ID} }{2}$	V
			V _{CC} -0.8	
T _A	Operating free-air temperature	-40	85	°C

Product Folder Link(s): SN65LVDS179 SN65LVDS180 SN65LVDS050 SN65LVDS051

4



SLLS301P-APRIL 1998-REVISED APRIL 2009

www.ti.com

DEVICE ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		METER	TEST CONDITIONS	MIN TYP ⁽¹⁾	MAX	UNIT
		SN65LVDS179	No receiver load, driver $R_L = 100 \Omega$	9	12	mA
			Driver and receiver enabled, no receiver load, driver R_L = 100 Ω	9	12	mA
		SN65LVDS180	Driver enabled, receiver disabled, $R_L = 100 \ \Omega$	5	7	
		Supply urrent SN65LVDS050	Driver disabled, receiver enabled, no load	1.5	2	
	- ·		Disabled	0.5	1	
I _{CC}	Supply current		Drivers and receivers enabled, no receiver loads, driver R_L = 100 Ω	12	20	
	ourroint		Drivers enabled, receivers disabled, $R_L = 100 \ \Omega$	10	16	
			Drivers disabled, receivers enabled, no loads	3	6	
		Disabled	0.5	1		
			Drivers enabled, No receiver loads, driver R_L = 100 Ω	12	20	
		SN65LVDS051	Drivers disabled, no loads	3	6	mA

(1) All typical values are at 25°C and with a 3.3-V supply.

DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAM	ETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OD}	Differential output voltage r	nagnitude	D 100 0 See	247	340	454	
$\Delta V_{OD} $	Change in differential output voltage magnitude between logic states		$R_L = 100 \Omega$, See Figure 3 and Figure 2	-50		50	mV
V _{OC(SS)}	Steady-state common-mod	e output voltage		1.125	1.2	1.375	V
$\Delta V_{OC(SS)}$	Change in steady-state cor logic states	Change in steady-state common-mode output voltage between logic states		-50		50	mV
V _{OC(PP)}	Peak-to-peak common-mo	de output voltage			50	150	mV
	Link laurel insuit summert	DE	- V _{IH} = 5 V		-0.5	-20	μΑ
Iн	High-level input current	D			2	20	
	Low lovel input ourrest	DE	V 0.8.V		-0.5	-10	۵
IIL	Low-level input current	D	– V _{IL} = 0.8 V		2	10	μA
		-	V_{OY} or $V_{OZ} = 0 V$		3	10	
los	Short-circuit output current		$V_{OD} = 0 V$		3	10	mA
			$\begin{array}{l} DE=OV\\ V_{OY}=V_{OZ}=OV \end{array}$				
I _{O(OFF)}	Off-state output current			1		1	μA
C _{IN}	Input capacitance				3		pF

Product Folder Link(s): SN65LVDS179 SN65LVDS180 SN65LVDS050 SN65LVDS051



SLLS301P-APRIL 1998-REVISED APRIL 2009

www.ti.com

RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IT+}	Positive-going differential input voltage threshold	See Figure 5 and Table 2			50	m\/
V _{IT-}	Negative-going differential input voltage threshold	See Figure 5 and Table 2	-50			mV
V _{OH}	High lovel output voltage	I _{OH} = -8 mA	2.4			V
	High-level output voltage	I _{OH} = -4 mA	2.8			v
V _{OL}	Low-level output voltage	I _{OL} = 8 mA			0.4	V
	Input ourrent (A or B inputo)	V ₁ = 0	-2	-11	-20	۸
I	Input current (A or B inputs)	V ₁ = 2.4 V	-1.2	-3		μA
I _{I(OFF)}	Power-off input current (A or B inputs)	$V_{CC} = 0$			±20	μA
I _{IH}	High-level input current (enables)	V _{IH} = 5 V			±10	μA
IIL	Low-level input current (enables)	V _{IL} = 0.8 V			±10	μA
I _{OZ}	High-impedance output current	V _O = 0 or 5 V			±10	μA
CI	Input capacitance			5		pF

(1) All typical values are at 25°C and with a 3.3-V supply.

DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP ⁽¹⁾	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output		1.7	2.7	ns
t _{PHL}	Propagation delay time, high-to-low-level output		1.7	2.7	ns
t _r	Differential output signal rise time	$R_{L} = 100 \Omega,$	0.8	1	ns
t _f	Differential output signal fall time	C _L = 10 pF, See Figure 2	0.8	1	ns
t _{sk(p)}	Pulse skew (t _{pHL} - t _{pLH}) ⁽²⁾		300		ps
t _{sk(o)}	Channel-to-channel output skew ⁽³⁾		150		ps
t _{en}	Enable time	See Figure 4	4.3	10	ns
t _{dis}	Disable time		3.1	10	ns

(1)

All typical values are at 25°C and with a 3.3-V supply. $t_{sk(p)}$ is the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output. (2)

tsk(o) is the magnitude of the time difference between the outputs of a single device with all of their inputs connected together. (3)

RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP ⁽¹⁾	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output		3.7	4.5	ns
t _{PHL}	Propagation delay time, high-to-low-level output		3.7	4.5	ns
t _{sk(p)}	Pulse skew (t _{pHL} - t _{pLH}) ⁽²⁾	C _L = 10 pF, See Figure 6	0.3		ns
t _r	Output signal rise time		0.7	1.5	ns
t _f	Output signal fall time		0.9	1.5	ns
t _{PZH}	Propagation delay time, high-impedance-to-high-level output		2.5		ns
t _{PZL}	Propagation delay time, high-impedance-to-low-level output	See Figure 7	2.5		ns
t _{PHZ}	Propagation delay time, high-level-to-high-impedance output	— See Figure 7	7		ns
t _{PLZ}	Propagation delay time, low-level-to-high-impedance output		4		ns

(1) All typical values are at 25° C and with a 3.3-V supply.

t_{sk(p)} is the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output. (2)





SN65LVDS179, SN65LVDS180 SN65LVDS050, SN65LVDS051


SLLS301P-APRIL 1998-REVISED APRIL 2009

PARAMETER MEASUREMENT INFORMATION

DRIVER







A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns. C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.


Figure 2. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal

TEXAS INSTRUMENTS

www.ti.com


SLLS301P-APRIL 1998-REVISED APRIL 2009

PARAMETER MEASUREMENT INFORMATION (continued)



A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns. C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T. The measurement of V_{OC(PP)} is made on test equipment with a –3-dB bandwidth of at least 300 MHz.

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns. C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 4. Enable and Disable Time Circuit and Definitions

8



www.ti.com

SLLS301P-APRIL 1998-REVISED APRIL 2009

PARAMETER MEASUREMENT INFORMATION (continued)

RECEIVER




Figure 5. Receiver Voltage Definitions

Table 2. Receiver Minimum and Maximum Input Threshold Test Voltages


		U			
	/OLTAGES /)	RESULTING DIFFERENTIAL INPUT VOLTAGE (mV)	RESULTING COMMON- MODE INPUT VOLTAGE (V)		
V _{IA}	V _{IB}	V _{ID}	V _{IC}		
1.25	1.15	100	1.2		
1.15	1.25	-100	1.2		
2.4	2.3	100	2.35		
2.3	2.4	-100	2.35		
0.1	0	100	0.05		
0	0.1	-100	0.05		
1.5	0.9	600	1.2		
0.9	1.5	-600	1.2		
2.4	1.8	600	2.1		
1.8	2.4	-600	2.1		
0.6	0	600	0.3		
0	0.6	-600	0.3		



www.ti.com

SLLS301P-APRIL 1998-REVISED APRIL 2009

10



A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.


Figure 6.	Timing	Test	Circuit	and	Waveforms
-----------	--------	------	---------	-----	-----------



SN65LVDS179, SN65LVDS180 SN65LVDS050, SN65LVDS051

SLLS301P-APRIL 1998-REVISED APRIL 2009





A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.





Figure 7. Enable/Disable Time Test Circuit and Waveforms

Product Folder Link(s): SN65LVDS179 SN65LVDS180 SN65LVDS050 SN65LVDS051



SLLS301P-APRIL 1998-REVISED APRIL 2009




Product Folder Link(s): SN65LVDS179 SN65LVDS180 SN65LVDS050 SN65LVDS051

Submit Documentation Feedback



SLLS301P-APRIL 1998-REVISED APRIL 2009

www.ti.com



TYPICAL CHARACTERISTICS (continued)


Product Folder Link(s): SN65LVDS179 SN65LVDS180 SN65LVDS050 SN65LVDS051



SLLS301P-APRIL 1998-REVISED APRIL 2009

14

TYPICAL CHARACTERISTICS (continued)



www.ti.com



SLLS301P-APRIL 1998-REVISED APRIL 2009

APPLICATION INFORMATION

Equipment

- Hewlett Packard HP6624A DC power supply
- Tektronix TDS7404 Real Time Scope
- Agilent ParBERT E4832A





Figure 17. Equipment Setup




- a. Tx + Rx running at 150 Mbps; Channel 1: R, Channel 2: Y-Z
- b. Rx only running at 150 Mbps; Channel 1: R
- c. Tx only running at 400 Mbps; Channel 1: Y-Z

Figure 18. Typical Eye Patterns SN65LVDS179: (T = 25° C; V_{CC} = 3.6 V; PRBS = 2^{23-1})

Texas INSTRUMENTS


SLLS301P-APRIL 1998-REVISED APRIL 2009

www.ti.com



- a. Tx + Rx running at 150 Mbps; Channel 1: R, Channel 2: Y-Z
- b. Rx only running at 150 Mbps; Channel 1: R
- c. Tx only running at 400 Mbps; Channel 1: Y-Z

Figure 19. Typical Eye Patterns SN65LVDS180: (T = 25° C; V_{CC} = 3.6 V; PRBS = 2^{23-1})




(a)

a. All buffers running at 100 Mbps; Channel 1: R, Channel 2: 2R, Channel 3: 1Y-1Z, Channel 4: 2Y-2Z,

- b. Rx buffers only running at 100 Mbps; Channel 1: R, Channel 2: 2R
- c. Tx buffers only running at 400 Mbps; Channel 3: 1Y-1Z, Channel 4: 2Y-2Z,

Figure 20. Typical Eye Patterns SN65LVDS050: (T = 25° C; V_{CC} = 3.6 V; PRBS = 2^{23-1})



(a)

- a. All buffers running at 100 Mbps; Channel 1: R, Channel 2: 2R, Channel 3: 1Y-1Z, Channel 4: 2Y-2Z,
- b. Rx buffers only running at 100 Mbps; Channel 1: R, Channel 2: 2R
- c. Tx buffers only running at 400 Mbps; Channel 3: 1Y-1Z, Channel 4: 2Y-2Z,

Figure 21. Typical Eye Patterns SN65LVDS051: (T = 25° C; V_{CC} = 3.6 V; PRBS = 2^{23-1})

(b)

(c)

Product Folder Link(s): SN65LVDS179 SN65LVDS180 SN65LVDS050 SN65LVDS051



www.ti.com

SLLS301P-APRIL 1998-REVISED APRIL 2009

The devices are generally used as building blocks for high-speed point-to-point data transmission. Ground differences are less than 1 V with a low common-mode output and balanced interface for low noise emissions. Devices can interoperate with RS-422, PECL, and IEEE-P1596. Drivers/receivers maintain ECL speeds without the power and dual supply requirements.




Figure 22. Data Transmission Distance Versus Rate

FAIL SAFE

One of the most common problems with differential signaling applications is how the system responds when no differential voltage is present on the signal pair. The LVDS receiver is like most differential line receivers, in that its output logic state can be indeterminate when the differential input voltage is between -100 mV and 100 mV and within its recommended input common-mode voltage range. TI's LVDS receiver is different in how it handles the open-input circuit situation, however.

Open-circuit means that there is little or no input current to the receiver from the data line itself. This could be when the driver is in a high-impedance state or the cable is disconnected. When this occurs, the LVDS receiver pulls each line of the signal pair to near V_{CC} through 300-k Ω resistors as shown in Figure 11. The fail-safe feature uses an AND gate with input voltage thresholds at about 2.3 V to V_{CC} - 0.4 V to detect this condition and force the output to a high-level regardless of the differential input voltage.




Figure 23. Open-Circuit Fail Safe of the LVDS Receiver

It is only under these conditions that the output of the receiver will be valid with less than a 100-mV differential input voltage magnitude. The presence of the termination resistor, Rt, does not affect the fail-safe function as long as it is connected as shown in the figure. Other termination circuits may allow a dc current to ground that could defeat the pullup currents from the receiver and the fail-safe feature.

Copyright © 1998–2009, Texas Instruments Incorporated

Product Folder Link(s): SN65LVDS179 SN65LVDS180 SN65LVDS050 SN65LVDS051

8-Apr-2009

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN65LVDS050D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS050DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS050DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS050DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS050PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS050PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS050PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS050PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS051D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS051DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS051DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS051DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS051PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS051PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS051PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS051PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS179D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS179DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS179DGK	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS179DGKG4	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS179DGKR	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS179DGKRG4	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS179DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS179DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS180D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

RUMENTS

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN65LVDS180DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS180DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS180DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS180PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS180PWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS180PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS180PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN65LVDS051, SN65LVDS179, SN65LVDS180 :

- Automotive: SN65LVDS051-Q1, SN65LVDS180-Q1
- Enhanced Product: SN65LVDS179-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications


PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS050DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN65LVDS050PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN65LVDS051DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN65LVDS051PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN65LVDS179DGKR	MSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65LVDS179DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65LVDS180DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN65LVDS180PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

Texas Instruments

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Sep-2010



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS050DR	SOIC	D	16	2500	346.0	346.0	33.0
SN65LVDS050PWR	TSSOP	PW	16	2000	346.0	346.0	29.0
SN65LVDS051DR	SOIC	D	16	2500	346.0	346.0	33.0
SN65LVDS051PWR	TSSOP	PW	16	2000	346.0	346.0	29.0
SN65LVDS179DGKR	MSOP	DGK	8	2500	358.0	335.0	35.0
SN65LVDS179DR	SOIC	D	8	2500	340.5	338.1	20.6
SN65LVDS180DR	SOIC	D	14	2500	346.0	346.0	33.0
SN65LVDS180PWR	TSSOP	PW	14	2000	346.0	346.0	29.0

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.




D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AB.






- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/B 09/10

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) -16x0,55 - 14x1,27 -14x1,27 16x1,95 4,80 4,80 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 Example 2,00

Solder Mask Opening (See Note E)

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

← 0,07 All Around

- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



B. This drawing is subject to change without notice.


🖄 Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.

Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.

E. Reference JEDEC MS-012 variation AA.



LAND PATTERN DATA



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE


14 PINS SHOWN



- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153




LAND PATTERN DATA



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



LAND PATTERN DATA



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated