

# STW55NM50N

N-channel 500 V, 0.040 Ω, 54 A, MDmesh™ II Power MOSFET TO-247

### Features

| Туре       | V <sub>DSS</sub><br>(@Tjmax) | R <sub>DS(on)</sub><br>max | I <sub>D</sub> |
|------------|------------------------------|----------------------------|----------------|
| STW55NM50N | 550 V                        | <b>&lt;0.054</b> Ω         | 54 A           |

- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance

### Application

Switching applications

### Description

This series of devices implements second generation MDmesh<sup>™</sup> technology. This revolutionary Power MOSFET associates a new vertical structure to the company's strip layout to yield one of the world's lowest on-resistance and gate charge. It is therefore suitable for the most demanding high efficiency converters.





Figure 1. Internal schematic diagram



#### Table 1.Device summary

| Order code | Marking | Package | Packaging |
|------------|---------|---------|-----------|
| STW55NM50N | 55NM50N | TO-247  | Tube      |

# Contents

| 1 | Electrical ratings                      | 3 |
|---|---|---|
| 2 | Electrical characteristics              | 4 |
|   | 2.1 Electrical characteristics (curves) | 6 |
| 3 | Test circuit                            | 8 |
| 4 | Package mechanical data                 | 9 |
| 5 | Revision history1                       | 1 |



# 1 Electrical ratings

| Table 2. | Absolute | maximum | ratings |
|----------|----------|---------|---------|
|          | Abounce  | maximum | radings |

| Symbol                         | Parameter   | Value      | Unit |
|--------------------------------|---|------------|------|
| $V_{DS}$                       | Drain-source voltage (V <sub>GS</sub> = 0)            | 500        | V    |
| V <sub>GS</sub>                | Gate- source voltage                                  | ±25        | V    |
| Ι <sub>D</sub>                 | Drain current (continuous) at $T_C = 25 \text{ °C}$   | 54         | Α    |
| Ι <sub>D</sub>                 | Drain current (continuous) at $T_C = 100 \ ^{\circ}C$ | 35         | Α    |
| I <sub>DM</sub> <sup>(1)</sup> | Drain current (pulsed)                                | 216        | Α    |
| P <sub>TOT</sub>               | Total dissipation at $T_C = 25 \ ^{\circ}C$           | 350        | W    |
| dv/dt <sup>(2)</sup>           | Peak diode recovery voltage slope                     | 15         | V/ns |
| T <sub>stg</sub>               | Storage temperature                                   | -55 to 150 | °C   |
| Tj                             | Max. operating junction temperature                   | 150        | °C   |

1. Pulse width limited by safe operating area

2.  $I_{SD} \leq$  54 A, di/dt  $\leq$  400 A/µs, V<sub>DD</sub> =80% V<sub>(BR)DSS</sub>

#### Table 3. Thermal data

| Symbol         | Parameter                                      | Value | Unit |
|----------------|--|-------|------|
| Rthj-case      | Thermal resistance junction-case max           | 0.36  | °C/W |
| Rthj-amb       | Thermal resistance junction-ambient max        | 50    | °C/W |
| Τ <sub>Ι</sub> | Maximum lead temperature for soldering purpose | 300   | °C   |

#### Table 4. Avalanche characteristics

| Symbol          | Parameter   | Value | Unit |
|-----------------|---|-------|------|
| I <sub>AS</sub> | Avalanche current, repetitive or not-repetitive (pulse width limited by Tj Max)                               | 15    | A    |
| E <sub>AS</sub> | Single pulse avalanche energy<br>(starting Tj=25 °C, I <sub>D</sub> =I <sub>AS</sub> , V <sub>DD</sub> =50 V) | 1600  | mJ   |



### 2 Electrical characteristics

(T<sub>CASE</sub>=25 °C unless otherwise specified)

| Symbol               | Parameter  | Test conditions   | Min. | Тур.  | Max.     | Unit     |
|----------------------|--|---|------|-------|----------|----------|
| V <sub>(BR)DSS</sub> | Drain-source<br>breakdown voltage                        | $I_{D} = 1 \text{ mA}, V_{GS} = 0$                                      | 500  |       |          | v        |
| dv/dt <sup>(1)</sup> | Drain source voltage slope                               | V <sub>DD</sub> =400 V, I <sub>D</sub> = 54 A,<br>V <sub>GS</sub> =10 V |      | 30    |          | V/ns     |
| I <sub>DSS</sub>     | Zero gate voltage<br>drain current (V <sub>GS</sub> = 0) | V <sub>DS</sub> = Max rating<br>V <sub>DS</sub> = Max rating, @125 °C   |      |       | 1<br>100 | μΑ<br>μΑ |
| I <sub>GSS</sub>     | Gate-body leakage<br>current (V <sub>DS</sub> = 0)       | V <sub>GS</sub> = ± 20 V  |      |       | 100      | nA       |
| V <sub>GS(th)</sub>  | Gate threshold voltage                                   | $V_{DS} = V_{GS}, I_D = 250 \ \mu A$                                    | 2    | 3     | 4        | V        |
| R <sub>DS(on)</sub>  | Static drain-source on resistance                        | $V_{GS} = 10 \text{ V}, \text{ I}_{D} = 27 \text{ A}$                   |      | 0.040 | 0.054    | Ω        |

| Table 5. | On/off states |
|----------|---------------|
|----------|---------------|

1. Characteristic value at turn off on inductive load

|  | Bynamie  |   |      |                   |      |                |
|--|--|---|------|-------------------|------|----------------|
| Symbol   | Parameter  | Test conditions   | Min. | Тур.              | Max. | Unit           |
| 9 <sub>fs</sub> <sup>(1)</sup>                           | Forward transconductance   | $V_{DS}$ =15 V <sub>,</sub> I <sub>D</sub> = 27 A                                     |      | 42                |      | S              |
| C <sub>iss</sub><br>C <sub>oss</sub><br>C <sub>rss</sub> | Input capacitance<br>Output capacitance<br>Reverse transfer<br>capacitance | V <sub>DS</sub> = 50 V, f = 1 MHz,<br>V <sub>GS</sub> = 0                             |      | 5800<br>370<br>30 |      | pF<br>pF<br>pF |
| C <sub>oss eq.</sub> <sup>(2)</sup>                      | Equivalent output<br>capacitance   | $V_{GS} = 0V$ , $V_{DS} = 0V$ to 400V   |      | 750               |      | pF             |
| Q <sub>g</sub><br>Q <sub>gs</sub><br>Q <sub>gd</sub>     | Total gate charge<br>Gate-source charge<br>Gate-drain charge               | $V_{DD} = 400 \text{ V}, I_D = 54 \text{ A},$ $V_{GS} = 10 \text{ V}$ (see Figure 15) |      | 180<br>23<br>90   |      | nC<br>nC<br>nC |
| R <sub>g</sub>   | Gate input resistance  | f=1 MHz Gate DC Bias=0<br>Test signal level = 20 mV<br>open drain                     |      | 2                 |      | Ω              |

#### Table 6. Dynamic

1. Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5%

2.  $C_{oss\;eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DS}$ 

|   | ownering times  |  |      |                       |      |                      |
|---|---|--|------|-----------------------|------|----------------------|
| Symbol  | Parameter   | Test conditions  | Min. | Тур.                  | Max. | Unit                 |
| t <sub>d(on)</sub><br>t <sub>r</sub><br>t <sub>d(off)</sub><br>t <sub>f</sub> | Turn-on delay time<br>Rise time<br>Turn-off delay time<br>Fall time | $\label{eq:VDD} \begin{array}{l} V_{\text{DD}} = 250 \text{ V}, \ I_{\text{D}} = 27 \text{ A} \\ R_{\text{G}} = 4.7 \ \Omega \ V_{\text{GS}} = 10 \text{ V} \\ \textit{(see Figure 14)} \end{array}$ |      | 40<br>40<br>250<br>70 |      | ns<br>ns<br>ns<br>ns |

Table 7. Switching times

#### Table 8. Source drain diode

| Symbol   | Parameter   | Test conditions                                  | Min | Тур. | Max       | Unit   |
|--|---|--|-----|------|-----------|--------|
| I <sub>SD</sub><br>I <sub>SDM</sub> <sup>(1)</sup> | Source-drain current<br>Source-drain current (pulsed) |  |     |      | 54<br>216 | A<br>A |
| V <sub>SD</sub> <sup>(2)</sup>                     | Forward on voltage                                    | I <sub>SD</sub> = 54 A, V <sub>GS</sub> = 0      |     |      | 1.5       | V      |
| t <sub>rr</sub>                                    | Reverse recovery time                                 | I <sub>SD</sub> = 54 A, di/dt = 100 A/μs         |     | 630  |           | ns     |
| Q <sub>rr</sub>                                    | Reverse recovery charge                               | V <sub>DD</sub> = 100 V                          |     | 13   |           | μC     |
| I <sub>RRM</sub>                                   | Reverse recovery current                              | (see Figure 16)                                  |     | 40   |           | А      |
| t <sub>rr</sub>                                    | Reverse recovery time                                 | I <sub>SD</sub> = 54 A, di/dt = 100 A/µs         |     | 750  |           | ns     |
| Q <sub>rr</sub>                                    | Reverse recovery charge                               | V <sub>DD</sub> = 100 V, T <sub>j</sub> = 150 °C |     | 16   |           | μC     |
| I <sub>RRM</sub>                                   | Reverse recovery current                              | (see Figure 16)                                  |     | 42   |           | А      |

1. Pulse width limited by safe operating area

2. Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5%



## 2.1 Electrical characteristics (curves)







Figure 3. Thermal impedance


















HV41990




#### Figure 8. Gate charge vs gate-source voltage Figure 9. **Capacitance variations**

Figure 10. Normalized gate threshold voltage Figure 11. Normalized on resistance vs vs temperature







0

50

100

150TJ(°C)

-50

temperature

Vgs=10V

ld=27A

RDS(on) (norm)


2.5

2.0

1.5


1.0

0.5



57


characteristics





7/12


#### 3 **Test circuits**


Figure 14. Switching times test circuit for resistive load















Figure 15. Gate charge test circuit






Figure 19. Switching time waveform



scsoos

10%

90%


### 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: *www.st.com* 



Γ

| TO-247 mechanical data |       |       |       |
|------------------------|-------|-------|-------|
| Dim.                   | mm    |       |       |
|                        | Min.  | Тур   | Max.  |
| А                      | 4.85  |       | 5.15  |
| A1                     | 2.20  |       | 2.60  |
| b                      | 1.0   |       | 1.40  |
| b1                     | 2.0   |       | 2.40  |
| b2                     | 3.0   |       | 3.40  |
| с                      | 0.40  |       | 0.80  |
| D                      | 19.85 |       | 20.15 |
| E                      | 15.45 |       | 15.75 |
| e                      |       | 5.45  |       |
| L                      | 14.20 |       | 14.80 |
| L1                     | 3.70  |       | 4.30  |
| L2                     |       | 18.50 |       |
| øP                     | 3.55  |       | 3.65  |
| øR                     | 4.50  |       | 5.50  |
| S                      |       | 5.50  |       |



# 5 Revision history

### Table 9. Document revision history

| Date        | Revision | Changes  |  |
|-------------|----------|--|--|
| 22-Apr-2008 | 1        | First release  |  |
| 29-Jul-2008 | 2        | E <sub>AS</sub> value has been updated in <i>Table 4</i> |  |



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

