- **Dual Output Voltages for Split-Supply Applications**
- **Selectable Power Up Sequencing for DSP Applications (See TPS704xx for Independent Enabling of Each Output)**
- **Output Current Range of 1 A on Regulator 1 and 2 A on Regulator 2**
- **Fast Transient Response**
- **Voltage Options Are 3.3-V/2.5-V, 3.3-V/1.8-V, 3.3-V/1.5-V, 3.3-V/1.2-V, and Dual Adjustable Outputs**
- **Open Drain Power-On Reset With 120-ms Delay**
- **Open Drain Power Good for Regulator 1**
- **Ultralow 185 μA (typ) Quiescent Current**
- **2 μA Input Current During Standby**
- **Low Noise: 78 μV_{RMS} Without Bypass Capacitor**
- **Quick Output Capacitor Discharge Feature**
- **Two Manual Reset Inputs**
- **2% Accuracy Over Load and Temperature**
- **Undervoltage Lockout (UVLO) Feature**
- **24-Pin PowerPAD™ TSSOP Package**
- **Thermal Shutdown Protection**

description

TPS703xx family of devices are designed to provide a complete power management solution for TI DSP, processor power, ASIC, FPGA, and digital applications where dual output voltage regulators are required. Easy programmability of the sequencing function makes this family ideal for any TI DSP applications with power sequencing requirement. Differentiated features, such as accuracy, fast transient response, SVS supervisory circuit (power on reset), manual reset inputs, and enable function, provide a complete system solution.

PWP PACKAGE
(TOP VIEW)



NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

description (continued)

The TPS703xx family of voltage regulators offers very low dropout voltage and dual outputs with power up sequence control, which is designed primarily for DSP applications. These devices have low noise output performance without using any added filter bypass capacitors and are designed to have a fast transient response and be stable with 47 μF low ESR capacitors.

These devices have fixed 3.3-V/2.5-V, 3.3-V/1.8-V, 3.3-V/1.5-V, 3.3-V/1.2-V, and adjustable voltage options. Regulator 1 can support up to 1 A, and regulator 2 can support up to 2 A. Separate voltage inputs allow the designer to configure the source power.

Because the PMOS pass element behaves as a low-value resistor, the dropout voltage is very low (typically 160 mV on regulator 1) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (maximum of 250 μA over the full range of output current). This LDO family also features a sleep mode; applying a high signal to $\overline{EN}$ (enable) shuts down both regulators, reducing the input current to 1 μA at T_J = 25°C.

The device is enabled when the $\overline{EN}$ pin is connected to a low-level input voltage. The output voltages of the two regulators are sensed at the V_{SENSE1} and V_{SENSE2} pins respectively.

The input signal at the SEQ pin controls the power-up sequence of the two regulators. When the device is enabled and the SEQ terminal is pulled high or left open, V_{OUT2} turns on first and V_{OUT1} remains off until V_{OUT2} reaches approximately 83% of its regulated output voltage. At that time V_{OUT1} is turned on. If V_{OUT2} is pulled below 83% (i.e. overload condition) of its regulated voltage, V_{OUT1} will be turned off. Pulling the SEQ terminal low reverses the power-up order and V_{OUT1} is turned on first. The SEQ pin is connected to an internal pullup current source.

For each regulator, there is an internal discharge transistor to discharge the output capacitor when the regulator is turned off (disabled).

The PG1 pin reports the voltage conditions at V_{OUT1}. The PG1 pin can be used to implement a SVS (power on reset) for the circuitry supplied by regulator 1.

The TPS703xx features a $\overline{RESET}$ (SVS, POR, or power on reset). $\overline{RESET}$ is an active low, open drain output and requires a pullup resistor for normal operation. When pulled up, $\overline{RESET}$ goes to a high impedance state (i.e. logic high) after a 120 ms delay when all three of the following conditions are met. First, V_{IN1} must be above the undervoltage condition. Second, the manual reset ($\overline{MR}$) pin must be in a high impedance state. Third, V_{OUT2} must be above approximately 95% of its regulated voltage. To monitor V_{OUT1}, the PG1 output pin can be connected to $\overline{MR1}$ or $\overline{MR2}$. $\overline{RESET}$ can be used to drive power on reset or a low-battery indicator. If $\overline{RESET}$ is not used, it can be left floating.

Internal bias voltages are powered by V_{IN1} and require 2.7 V for full functionality. Each regulator input has an undervoltage lockout circuit that prevents each output from turning on until the respective input reaches 2.5 V.

AVAILABLE OPTIONS

T_J	REGULATOR 1 V_O (V)	REGULATOR 2 V_O (V)	TSSOP (PWP)
–40°C to 125°C	3.3 V	1.2 V	TPS70345PWP
	3.3 V	1.5 V	TPS70348PWP
	3.3 V	1.8 V	TPS70351PWP
	3.3 V	2.5 V	TPS70358PWP
	Adjustable (1.22 V to 5.5 V)	Adjustable (1.22 V to 5.5 V)	TPS70302PWP

NOTE: The TPS70302 is programmable using external resistor dividers (see application information) The PWP package is available taped and reeled. Add an R suffix to the device type (e.g., TPS70302PWPR).

detailed block diagram – fixed voltage version



NOTES: A. For most applications, V_{SENSE1} and V_{SENSE2} should be externally connected to V_{OUT} as close as possible to the device. For other implementations, refer to SENSE terminal connection discussion in the Application Information section.

B. If the SEQ terminal is floating at the input, V_{OUT2} powers up first.

detailed block diagram – adjustable voltage version



NOTES: A. For most applications, FB1 and FB2 should be externally connected to resistor dividers as close as possible to the device. For other implementations, refer to FB terminals connection discussion in the Application Information section.

B. If the SEQ terminal is floating at the input, V_{OUT2} powers up first.

$\overline{\text{RESET}}$ timing diagram (with V_{IN1} powered up and $\overline{\text{MR1}}$ and $\overline{\text{MR2}}$ at logic high)



NOTES: A. V_{RES} is the minimum input voltage for a valid $\overline{\text{RESET}}$. The symbol V_{RES} is not currently listed within EIA or JEDEC standards for semiconductor symbology.

B. V_{IT} –Trip voltage is typically 5% lower than the output voltage (95%V_O) V_{IT-} to V_{IT+} is the hysteresis voltage.

PG1 timing diagram



NOTES: A. V_{PG} is the minimum input voltage for a valid PG. The symbol V_{PG} is not currently listed within EIA or JEDEC standards for semiconductor symbology.

B. V_{IT} –Trip voltage is typically 5% lower than the output voltage (95%V_O) V_{IT-} to V_{IT+} is the hysteresis voltage.

Terminal Functions

TERMINAL NAME	TERMINAL NO.	I/O	DESCRIPTION
$\overline{EN}$	7	I	Active low enable
GND	9		Regulator ground
GND/HEATSINK	1, 12, 13, 24		Ground/heatsink
$\overline{MR1}$	6	I	Manual reset input 1, active low, pulled up internally
$\overline{MR2}$	5	I	Manual reset input 2, active low, pulled up internally
NC	4, 17, 20		No connection
PG1	19	O	Open drain output, low when V_{OUT1} voltage is less than 95% of the nominal regulated voltage
$\overline{RESET}$	18	O	Open drain output, SVS (power on reset) signal, active low
SEQ	8	I	Power up sequence control: SEQ=High, V_{OUT2} powers up first; SEQ=Low, V_{OUT1} powers up first, SEQ terminal pulled up internally.
V_{IN1}	2, 3	I	Input voltage of regulator 1
V_{IN2}	10, 11	I	Input voltage of regulator 2
V_{OUT1}	22, 23	O	Output voltage of regulator 1
V_{OUT2}	14, 15	O	Output voltage of regulator 2
V_{SENSE2}/FB2	16	I	Regulator 2 output voltage sense/ regulator 2 feedback for adjustable
V_{SENSE1}/FB1	21	I	Regulator 1 output voltage sense/ regulator 1 feedback for adjustable

detailed description

The TPS703xx low dropout regulator family provides dual regulated output voltages for DSP applications that require a high performance power management solution. These devices provide fast transient response and high accuracy, while drawing low quiescent current. Programmable sequencing provides a power solution for DSPs without any external component requirements. This reduces the component cost and board space while increasing total system reliability. TPS703xx family has an enable feature which puts the device in sleep mode reducing the input current to 1 μA. Other features are the integrated SVS (power on reset, $\overline{RESET}$) and power good (PG1). These monitor output voltages and provide logic output to the system. These differentiated features provide a complete DSP power solution.

The TPS703xx, unlike many other LDOs, features very low quiescent current which remains virtually constant even with varying loads. Conventional LDO regulators use a PNP pass element, the base current of which is directly proportional to the load current through the regulator ($I_B = I_C/\beta$). The TPS703xx uses a PMOS transistor to pass current. Because the gate of the PMOS is voltage driven, operating current is low and stable over the full load range.

pin functions

enable

The $\overline{EN}$ terminal is an input which enables or shuts down the device. If $\overline{EN}$ is at a logic high signal the device is in shutdown mode. When the $\overline{EN}$ goes to voltage low, then the device is enabled.

sequence

The SEQ terminal is an input that programs which output voltage (V_{OUT1} or V_{OUT2}) is turned on first. When the device is enabled and the SEQ terminal is pulled high or left open, V_{OUT2} turns on first and V_{OUT1} remains off until V_{OUT2} reaches approximately 83% of its regulated output voltage. If V_{OUT2} is pulled below 83% (i.e., over load condition) V_{OUT1} is turned off. This terminal has a 6-μA pullup current to V_{IN1}.

Pulling the SEQ terminal low reverses the power-up order and V_{OUT1} is turned on first. For detail timing diagrams refer to Figures 33 through 39.

detailed description (continued)

power good (PG1)

The PG1 terminal is an open drain, active high output terminal which indicates the status of the V_{OUT1} regulator. When the V_{OUT1} reaches 95% of its regulated voltage, PG1 goes to a high impedance state. PG1 goes to a low impedance state when V_{OUT1} is pulled below 95% (i.e., over load condition) of its regulated voltage. The open drain output of the PG1 terminal requires a pullup resistor.

manual reset pins ($\overline{MR1}$ and $\overline{MR2}$)

$\overline{MR1}$ and $\overline{MR2}$ are active low input terminals used to trigger a reset condition. When either $\overline{MR1}$ or $\overline{MR2}$ is pulled to logic low, a POR ($\overline{RESET}$) occurs. These terminals have a 6-µA pullup current to V_{IN1}. It is recommended that these pins be pulled high to V_{IN} when they are not used.

sense (V_{SENSE1}, V_{SENSE2})

The sense terminals of fixed-output options must be connected to the regulator output, and the connection should be as short as possible. Internally, the sense terminals connect to high-impedance wide-bandwidth amplifiers through resistor-divider networks and noise pickup feeds through to the regulator output. It is essential to route the sense connections in such a way to minimize/avoid noise pickup. Adding RC networks between the V_{SENSE} terminals and V_{OUT} terminals to filter noise is not recommended because it can cause the regulators to oscillate.

FB1 and FB2

FB1 and FB2 are input terminals used for adjustable-output devices and must be connected to the external feedback resistor divider. FB1 and FB2 connections should be as short as possible. It is essential to route them in such a way as to minimize/avoid noise pickup. Adding RC networks between the FB terminals and the V_{OUT} terminals to filter noise is not recommended because it can cause the regulators to oscillate.

$\overline{RESET}$ indicator

$\overline{RESET}$ is an active low, open drain output and requires a pullup resistor for normal operation. When pulled up, $\overline{RESET}$ goes to a high impedance state (i.e. logic high) after a 120 ms delay when all three of the following conditions are met. First, V_{IN1} must be above the undervoltage condition. Second, the manual reset ($\overline{MR}$) pin must be in a high impedance state. Third, V_{OUT2} must be above approximately 95% of its regulated voltage. To monitor V_{OUT1}, the PG1 output pin can be connected to $\overline{MR1}$ or $\overline{MR2}$.

V_{IN1} and V_{IN2}

V_{IN1} and V_{IN2} are inputs to the regulators.

V_{OUT1} and V_{OUT2}

V_{OUT1} and V_{OUT2} are output terminals of each regulator.

absolute maximum ratings over operating junction temperature (unless otherwise noted)†

Input voltage range‡: V_{IN1} . . . . . –0.3 V to 7 V
V_{IN2} . . . . . –0.3 V to 7 V
Voltage range at $\overline{EN}$ . . . . . –0.3 V to 7 V
Output voltage range (V_{OUT1}, V_{SENSE1}) . . . . . 5.5 V
Output voltage range (V_{OUT2}, V_{SENSE2}) . . . . . 5.5 V
Maximum $\overline{RESET}$, PG1 voltage . . . . . 7 V
Maximum $\overline{MR1}$, $\overline{MR2}$, and SEQ voltage . . . . . V_{IN1}
Peak output current . . . . . Internally limited
Continuous total power dissipation . . . . . See Dissipation Rating Table
Operating virtual junction temperature range, T_J . . . . . –40°C to 150°C
Storage temperature range, T_{stg} . . . . . –65°C to 150°C
ESD rating, HBM . . . . . 2 kV

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
‡ All voltages are tied to network ground.

DISSIPATION RATING TABLE

PACKAGE	AIR FLOW (CFM)	$T_A \le 25°C$	DERATING FACTOR	$T_A = 70°C$	$T_A = 85°C$
PWP§	0	3.32 W	33.2 mW/°C	1.83 W	1.33 W
	250	TBD W	TBD mW/°C	TBD W	TBD W

§ This parameter is measured with the recommended copper heat sink pattern on a 4-layer PCB, 2 oz. copper traces on a 4-in × 4-in ground layer. Simultaneous and continuous operation of both regulator outputs at full loads may exceed the power dissipation rating of the PWP package. For more information, refer to the power dissipation and thermal information section at the end of this datasheet, and to TI technical brief SLMA002.

recommended operating conditions

	MIN	MAX	UNIT
Input voltage, V_I¶	2.7	6	V
Output current, I_O (regulator 1)	0	1	A
Output current, I_O (regulator 2)	0	2	A
Output voltage range (for adjustable option)	1.22	5.5	V
Operating virtual junction temperature, T_J	–40	125	°C

¶ To calculate the minimum input voltage for maximum output current, use the following equation: $V_{I(min)} = V_{O(max)} + V_{DO(max\ load)}$.

electrical characteristics over recommended operating junction temperature (T_J = –40°C to 125°C) V_{IN1} or V_{IN2} = $V_{OUTX(nom)}$ + 1 V, I_{OUTX} = 1 mA, $\overline{EN}$ = 0, C_{OUT1} = 22 µF, C_{OUT2} = 47 µF (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_O Output voltage (see Notes 1 and 3)	Reference voltage	2.7 V < V_I < 6 V, T_J = 25°C	FB connected to V_O		1.224		V
		2.7 V < V_I < 6 V,	FB connected to V_O	1.196		1.248	
	1.2 V Output (V_{OUT2})	2.7 V < V_I < 6 V,	T_J = 25°C		1.2		
		2.7 V < V_I < 6 V		1.176		1.224	
	1.5 V Output (V_{OUT2})	2.7 V < V_I < 6 V,	T_J = 25°C		1.5		
		2.7 V < V_I < 6 V		1.47		1.53	
	1.8 V Output (V_{OUT2})	2.8 V < V_I < 6 V,	T_J = 25°C		1.8		
		2.8 V < V_I < 6 V		1.764		1.836	
	2.5 V Output (V_{OUT2})	3.5 V < V_I < 6 V,	T_J = 25°C		2.5		
		3.5 V < V_I < 6 V		2.45		2.55	
	3.3 V Output (V_{OUT2})	4.3 V < V_I < 6 V,	T_J = 25°C		3.3		
		4.3 V < V_I < 6 V		3.234		3.366	
Quiescent current (GND current) for regulator 1 and regulator 2, $\overline{EN}$ = 0 V, (see Note 1)		See Note 3,	T_J = 25°C		185		µA
		See Note 3				250	
Output voltage line regulation ($\Delta V_O/V_O$) for regulator 1 and regulator 2 (see Note 2)		V_O + 1 V < V_I ≤ 6 V,	T_J = 25°C, See Note 1		0.01%		V
		V_O + 1 V < V_I ≤ 6 V,	See Note 1			0.1%	
Load regulation for V_{OUT1} and V_{OUT2}		T_J = 25°C,	See Note 3		1		mV
V_n Output noise voltage (TPS70351)	Regulator 1	BW = 300 Hz to 100 kHz,	T_J = 25°C		79		µVrms
	Regulator 2				77		
Output current limit	Regulator 1	V_O = 0 V			1.75	2.2	A
	Regulator 2				3.8	4.5	
Thermal shutdown junction temperature					150		°C
$I_{I(standby)}$ Standby current		$\overline{EN}$ = V_I,	T_J = 25°C		1	2	µA
		$\overline{EN}$ = V_I				10	
PSRR Power supply ripple rejection (TPS70351)	Regulator 1	f = 1 kHz,	T_J = 25°C, See Note 1		65		dB
	Regulator 2	f = 1 kHz,	T_J = 25°C, See Note 1		60		
RESET terminal							
Minimum input voltage for valid $\overline{RESET}$		$I_{(RESET)}$ = 300 µA,	$V_{(RESET)}$ ≤ 0.8 V		1.0	1.3	V
Trip threshold voltage		V_O decreasing		92%	95%	98%	V_O
Hysteresis voltage		Measured at V_O			0.5%		V_O
$t_{(RESET)}$		$\overline{RESET}$ pulse duration		80	120	160	ms
$t_{r(RESET)}$		Rising edge deglitch			30		µs
Output low voltage		V_I = 3.5 V,	$I_{(RESET)}$ = 1 mA		0.15	0.4	V
Leakage current		$V_{(RESET)}$ = 6 V				1	µA

NOTES: 1. Minimum input operating voltage is 2.7 V or $V_{O(typ)}$ + 1 V, whichever is greater. Maximum input voltage = 6 V, minimum output current is 1 mA.

2. If V_O < 1.8 V then V_{Imax} = 6 V, V_{Imin} = 2.7 V:

$$\text{Line regulation (mV)} = (\%/V) \times \frac{V_O\left(V_{Imax} - 2.7\ V\right)}{100} \times 1000$$

If V_O > 2.5 V then V_{Imax} = 6 V, V_{Imin} = V_O + 1 V:

$$\text{Line regulation (mV)} = (\%/V) \times \frac{V_O\left(V_{Imax} - \left(V_O + 1\right)\right)}{100} \times 1000$$

3. I_O = 1 mA to 1 A for regulator 1 and 1 mA to 2 A for regulator 2.

electrical characteristics over recommended operating junction temperature (T_J = –40°C to 125°C) V_{IN1} or V_{IN2} = $V_{OUTX(nom)}$ + 1 V, I_{OUTX} = 1 mA, $\overline{EN}$ = 0, C_{OUT1} = 22 µF, C_{OUT2} = 47 µF (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PG terminal					
Minimum input voltage for valid PG	$I_{(PG)}$ = 300 µA, $V_{(PG1)} \le$ 0.8 V		1.0	1.3	V
Trip threshold voltage	V_O decreasing	92%	95%	98%	V_O
Hysteresis voltage	Measured at V_O		0.5%		V_O
$t_{r(PG1)}$	Rising edge deglitch		30		µs
Output low voltage	V_I = 2.7 V, $I_{(PG)}$ = 1 mA		0.15	0.4	V
Leakage current	$V_{(PG1)}$ = 6 V			1	µA
EN terminal					
High-level $\overline{EN}$ input voltage		2			V
Low-level $\overline{EN}$ input voltage				0.7	V
Input current ($\overline{EN}$)		–1		1	µA
SEQ terminal					
High-level SEQ input voltage		2			V
Low-level SEQ input voltage				0.7	V
SEQ pullup current source			6		µA
MR1 / MR2 terminals					
High-level input voltage		2			V
Low-level input voltage				0.7	V
Pullup current source			6		µA
V_{OUT2} terminal					
V_{OUT2} UV comparator – positive-going input threshold voltage of V_{OUT1} UV comparator		80% V_O	83% V_O	86% V_O	V
V_{OUT2} UV comparator – hysteresis			3% V_O		mV
V_{OUT2} UV comparator – falling edge deglitch	V_{SENSE2} decreasing below threshold		140		µs
Peak output current	2 ms pulse width		3		A
Discharge transistor current	V_{OUT2} = 1.5 V		7.5		mA
V_{OUT1} terminal					
V_{OUT1} UV comparator – positive-going input threshold voltage of V_{OUT1} UV comparator		80% V_O	83% V_O	86% V_O	V
V_{OUT1} UV comparator – hysteresis			3% V_O		mV
V_{OUT1} UV comparator – falling edge deglitch	V_{SENSE1} decreasing below threshold		140		µs
Dropout voltage (see Note 4)	I_O = 1 A, V_{IN1} = 3.2 V, T_J = 25°C		160		mV
	I_O = 1 A, V_{IN1} = 3.2 V			250	
Peak output current	2 ms pulse width		1.2		A
Discharge transistor current	V_{OUT1} = 1.5 V		7.5		mA
V_{IN1} / V_{IN2} terminal					
UVLO threshold		2.3		2.65	V
UVLO hysteresis			110		mV
FB1 / FB2 terminals					
Input current – TPS70302	FB = 1.8 V		1		µA

NOTE 4: Input voltage (V_{IN1} or V_{IN2}) = V_O(Typ) – 100 mV. For the 1.5-V, 1.8-V and 2.5-V regulators, the dropout voltage is limited by input voltage range. The 3.3 V regulator input voltage is set to 3.2 V to perform this test.

TYPICAL CHARACTERISTICS

Table of Graphs

TPS70351
OUTPUT VOLTAGE
vs
OUTPUT CURRENT



Figure 1

TPS70351
OUTPUT VOLTAGE
vs
OUTPUT CURRENT



Figure 2

TYPICAL CHARACTERISTICS

TPS70351
OUTPUT VOLTAGE
vs
JUNCTION TEMPERATURE



Figure 3

TPS70351
OUTPUT VOLTAGE
vs
JUNCTION TEMPERATURE



Figure 4

TPS70351
GROUND CURRENT
vs
JUNCTION TEMPERATURE



Figure 5

TYPICAL CHARACTERISTICS

TPS70351
POWER SUPPLY REJECTION RATIO
vs
FREQUENCY



Figure 6

TPS70351
POWER SUPPLY REJECTION RATIO
vs
FREQUENCY



Figure 7

TPS70351
POWER SUPPLY REJECTION RATIO
vs
FREQUENCY



Figure 8

TPS70351
POWER SUPPLY REJECTION RATIO
vs
FREQUENCY



Figure 9

TYPICAL CHARACTERISTICS

OUTPUT SPECTRAL NOISE DENSITY vs FREQUENCY



Figure 10

OUTPUT SPECTRAL NOISE DENSITY vs FREQUENCY



Figure 11

OUTPUT SPECTRAL NOISE DENSITY vs FREQUENCY



Figure 12

OUTPUT SPECTRAL NOISE DENSITY vs FREQUENCY



Figure 13

TYPICAL CHARACTERISTICS

OUTPUT IMPEDANCE vs FREQUENCY



Figure 14

OUTPUT IMPEDANCE vs FREQUENCY



Figure 15

OUTPUT IMPEDANCE vs FREQUENCY



Figure 16

OUTPUT IMPEDANCE vs FREQUENCY



Figure 17

TYPICAL CHARACTERISTICS

TPS70351
DROPOUT VOLTAGE
vs
TEMPERATURE



Figure 18

TPS70351
DROPOUT VOLTAGE
vs
TEMPERATURE



Figure 19

TPS70302
DROPOUT VOLTAGE
vs
INPUT VOLTAGE



Figure 20

TPS70302
DROPOUT VOLTAGE
vs
INPUT VOLTAGE



Figure 21

TYPICAL CHARACTERISTICS

LOAD TRANSIENT RESPONSE



Figure 22

LOAD TRANSIENT RESPONSE



Figure 23

LINE TRANSIENT RESPONSE



Figure 24

LINE TRANSIENT RESPONSE



Figure 25

TYPICAL CHARACTERISTICS

OUTPUT VOLTAGE AND ENABLE VOLTAGE vs TIME (START-UP)



Figure 26

OUTPUT VOLTAGE AND ENABLE VOLTAGE vs TIME (START-UP)



Figure 27



Figure 28. Test Circuit for Typical Regions of Stability

† Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C_O.

TYPICAL CHARACTERISTICS

TYPICAL REGION OF STABILITY
EQUIVALENT SERIES RESISTANCE (ESR)†
vs
OUTPUT CURRENT



Figure 29

TYPICAL REGION OF STABILITY
EQUIVALENT SERIES RESISTANCE (ESR)†
vs
OUTPUT CURRENT



Figure 30

TYPICAL REGION OF STABILITY
EQUIVALENT SERIES RESISTANCE (ESR)†
vs
OUTPUT CURRENT



Figure 31

TYPICAL REGION OF STABILITY
EQUIVALENT SERIES RESISTANCE (ESR)†
vs
OUTPUT CURRENT



Figure 32

† Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C_O.

THERMAL INFORMATION

thermally enhanced TSSOP-24 (PWP – PowerPad™)

The thermally enhanced PWP package is based on the 24-pin TSSOP, but includes a thermal pad [see Figure 33(c)] to provide an effective thermal contact between the IC and the PWB.

Traditionally, surface mount and power have been mutually exclusive terms. A variety of scaled-down TO220-type packages have leads formed as gull wings to make them applicable for surface-mount applications. These packages, however, suffer from several shortcomings: they do not address the very low profile requirements (<2 mm) of many of today's advanced systems, and they do not offer a pin-count high enough to accommodate increasing integration. On the other hand, traditional low-power surface-mount packages require power-dissipation derating that severely limits the usable range of many high-performance analog circuits.

The PWP package (thermally enhanced TSSOP) combines fine-pitch surface-mount technology with thermal performance comparable to much larger power packages.

The PWP package is designed to optimize the heat transfer to the PWB. Because of the very small size and limited mass of a TSSOP package, thermal enhancement is achieved by improving the thermal conduction paths that remove heat from the component. The thermal pad is formed using a lead-frame design (patent pending) and manufacturing technique to provide the user with direct connection to the heat-generating IC. When this pad is soldered or otherwise coupled to an external heat dissipator, high power dissipation in the ultrathin, fine-pitch, surface-mount package can be reliably achieved.



Figure 33. Views of Thermally Enhanced PWP Package

Because the conduction path has been enhanced, power-dissipation capability is determined by the thermal considerations in the PWB design. For example, simply adding a localized copper plane (heat-sink surface), which is coupled to the thermal pad, enables the PWP package to dissipate 2.5 W in free air (reference Figure 35(a), 8 cm^2 of copper heat sink and natural convection). Increasing the heat-sink size increases the power dissipation range for the component. The power dissipation limit can be further improved by adding airflow to a PWB/IC assembly (see Figures 34 and 35). The line drawn at 0.3 cm^2 in Figures 34 and 35 indicates performance at the minimum recommended heat-sink size, illustrated in Figure 36.

THERMAL INFORMATION

thermally enhanced TSSOP-24 (PWP – PowerPad™) (continued)

The thermal pad is directly connected to the substrate of the IC, which for the TPS703xx series is a secondary electrical connection to device ground. The heat-sink surface that is added to the PWP can be a ground plane or left electrically isolated. In TO220-type surface-mount packages, the thermal connection is also the primary electrical connection for a given terminal which is not always ground. The PWP package provides up to 24 independent leads that can be used as inputs and outputs (Note: leads 1, 12, 13, and 24 are internally connected to the thermal pad and the IC substrate).



Figure 34

THERMAL INFORMATION

thermally enhanced TSSOP-24 (PWP – PowerPad™) (continued)



Figure 35. Power Ratings of the PWP Package at Ambient Temperatures of 25°C, 55°C, and 105°C

THERMAL INFORMATION

thermally enhanced TSSOP-24 (PWP – PowerPad™) (continued)

Figure 36 is an example of a thermally enhanced PWB layout for use with the new PWP package. This board configuration was used in the thermal experiments that generated the power ratings shown in Figure 34 and Figure 35. As discussed earlier, copper has been added on the PWB to conduct heat away from the device. $R_{\theta JA}$ for this assembly is illustrated in Figure 34 as a function of heat-sink area. A family of curves is included to illustrate the effect of airflow introduced into the system.



Board thickness	62 mils
Board size	3.2 in. × 3.2 in.
Board material	FR4
Copper trace/heat sink	1 oz
Exposed pad mounting	63/67 tin/lead solder

Figure 36. PWB Layout (Including Copper Heatsink Area) for Thermally Enhanced PWP Package

From Figure 34, $R_{\theta JA}$ for a PWB assembly can be determined and used to calculate the maximum power-dissipation limit for the component/PWB assembly, with the equation:

$$P_{D(max)} = \frac{T_J max - T_A}{R_{\theta JA(system)}} \quad (1)$$

where

$T_J$max is the maximum specified junction temperature (150°C absolute maximum limit, 125°C recommended operating limit) and T_A is the ambient temperature.

$P_{D(max)}$ should then be applied to the internal power dissipated by the TPS703xx regulator. The equation for calculating total internal power dissipation of the TPS703xx is:

$$P_{D(total)} = \left(V_{IN1} - V_{OUT1}\right) \times I_{OUT1} + V_{IN1} \times \frac{I_Q}{2} + \left(V_{IN2} - V_{OUT2}\right) \times I_{OUT2} + V_{IN2} \times \frac{I_Q}{2} \quad (2)$$

Since the quiescent current of the TPS703xx is very low, the second term is negligible, further simplifying the equation to:

$$P_{D(total)} = \left(V_{IN1} - V_{OUT1}\right) \times I_{OUT1} + \left(V_{IN2} - V_{OUT2}\right) \times I_{OUT2} \quad (3)$$

For the case where T_A = 55°C, airflow = 200 ft/min, copper heat-sink area = 4 cm^2, the maximum power-dissipation limit can be calculated. First, from Figure 34, we find the system $R_{\theta JA}$ is 50°C/W; therefore, the maximum power-dissipation limit is:

$$P_{D(max)} = \frac{T_J max - T_A}{R_{\theta JA(system)}} = \frac{125°C - 55°C}{TBD °C/W} = TBD\ W \quad (4)$$

THERMAL INFORMATION

thermally enhanced TSSOP-24 (PWP – PowerPad™) (continued)

If the system implements a TPS703xx regulator, where V_I = 5 V and I_O = 800 mA, the internal power dissipation is:

$$P_{D(total)} = \left(V_{IN1} - V_{OUT1}\right) \times I_{OUT1} + \left(V_{IN2} - V_{OUT2}\right) \times I_{OUT2} \quad (5)$$

$$= (4.3 - 3.3) \times 0.8 + (2.8 - 1.8) \times 1 = 1.8 \text{ W}$$

Comparing $P_{D(total)}$ with $P_{D(max)}$ reveals that the power dissipation in this example does not exceed the calculated limit. When it does, one of two corrective actions should be made: raising the power-dissipation limit by increasing the airflow or the heat-sink area, or lowering the internal power dissipation of the regulator by reducing the input voltage or the load current. In either case, the above calculations should be repeated with the new system parameters. This parameter is measured with the recommended copper heat sink pattern on a 4-layer PCB, 2 oz. copper traces on 4-in × 4-in ground layer. Simultaneous and continuous operation of both regulator outputs at full load may exceed the power dissipation rating of the PWP package.

mounting information

The primary requirement is to complete the thermal contact between the thermal pad and the PWB metal. The thermal pad is a solderable surface and is fully intended to be soldered at the time the component is mounted. Although voiding in the thermal-pad solder-connection is not desirable, up to 50% voiding is acceptable. The data included in Figures 34 and 35 is for soldered connections with voiding between 20% and 50%. The thermal analysis shows no significant difference resulting from the variation in voiding percentage.

Figure 37 shows the solder-mask land pattern for the PWP package. The minimum recommended heat-sink area is also illustrated. This is simply a copper plane under the body extent of the package, including metal routed under terminals 1, 12, 13, and 24.



Figure 37. PWP Package Land Pattern

APPLICATION INFORMATION

sequencing timing diagrams

The following figures provide a timing diagram of how this device functions in different configurations.

application conditions not shown in block diagram:

V_{IN1} and V_{IN2} are tied to the same fixed input voltage greater than the V_{UVLO}; SEQ is tied to logic low; PG1 is tied to $\overline{MR2}$; $\overline{MR1}$ is not used and is connected to V_{IN}.



explanation of timing diagrams:

$\overline{EN}$ is initially high; therefore, both regulators are off and PG1 and $\overline{RESET}$ are at logic low. With SEQ at logic low, when $\overline{EN}$ is taken to logic low, V_{OUT1} turns on. V_{OUT2} turns on after V_{OUT1} reaches 83% of its regulated output voltage. When V_{OUT1} reaches 95% of its regulated output voltage, PG1 (tied to $\overline{MR2}$) goes to logic high. When both V_{OUT1} and V_{OUT2} reach 95% of their respective regulated output voltages and both $\overline{MR1}$ and $\overline{MR2}$ (tied to PG1) are at logic high, $\overline{RESET}$ is pulled to logic high after a 120 ms delay. When $\overline{EN}$ is returned to logic high, both devices power down and both PG1 (tied to $\overline{MR2}$) and $\overline{RESET}$ return to logic low.



NOTE A: t1 – Time at which both V_{OUT1} and V_{OUT2} are greater than the PG thresholds and $\overline{MR1}$ is logic high.

Figure 38. Timing When SEQ = Low

APPLICATION INFORMATION

sequencing timing diagrams (continued)

application conditions not shown in block diagram:

V_{IN1} and V_{IN2} are tied to the same fixed input voltage greater than the V_{UVLO}; SEQ is tied to logic high; PG1 is tied to $\overline{MR2}$; $\overline{MR1}$ is not used and is connected to V_{IN}.

explanation of timing diagrams:

$\overline{EN}$ is initially high; therefore, both regulators are off and PG1 and $\overline{RESET}$ are at logic low. With SEQ at logic high, when $\overline{EN}$ is taken to logic low, V_{OUT2} turns on. V_{OUT1} turns on after V_{OUT2} reaches 83% of its regulated output voltage. When V_{OUT1} reaches 95% of its regulated output voltage, PG1 (tied to $\overline{MR2}$) goes to logic high. When both V_{OUT1} and V_{OUT2} reach 95% of their respective regulated output voltages and both $\overline{MR1}$ and $\overline{MR2}$ (tied to PG1) are at logic high, $\overline{RESET}$ is pulled to logic high after a 120 ms delay. When $\overline{EN}$ is returned to logic high, both devices turn off and both PG1 (tied to $\overline{MR2}$) and $\overline{RESET}$ return to logic low.





NOTE A: t1 – Time at which both V_{OUT1} and V_{OUT2} are greater than the PG thresholds and $\overline{MR1}$ is logic high.

Figure 39. Timing When SEQ = High

APPLICATION INFORMATION

sequencing timing diagrams (continued)

application conditions not shown in block diagram:

V_{IN1} and V_{IN2} are tied to the same fixed input voltage greater than the V_{UVLO}; SEQ is tied to logic high; PG1 is tied to $\overline{MR2}$; $\overline{MR1}$ is initially at logic high but is eventually toggled.



explanation of timing diagrams:

$\overline{EN}$ is initially high; therefore, both regulators are off and PG1 and $\overline{RESET}$ are at logic low. With SEQ at logic high, when $\overline{EN}$ is taken low, V_{OUT2} turns on. V_{OUT1} turns on after V_{OUT2} reaches 83% of its regulated output voltage. When V_{OUT1} reaches 95% of its regulated output voltage, PG1 (tied to $\overline{MR2}$) goes to logic high. When both V_{OUT1} and V_{OUT2} reach 95% of their respective regulated output voltages and both $\overline{MR1}$ and $\overline{MR2}$ (tied to PG1) are at logic high, $\overline{RESET}$ is pulled to logic high after a 120 ms delay. When $\overline{MR1}$ is taken low, $\overline{RESET}$ returns to logic low but the outputs remain in regulation. When $\overline{MR1}$ is returned to logic high, since both V_{OUT1} and V_{OUT2} remain above 95% of their respective regulated output voltages and $\overline{MR2}$ (tied to PG1) remains at logic high, $\overline{RESET}$ is pulled to logic high after a 120 ms delay.



NOTE A: t1 – Time at which both V_{OUT1} and V_{OUT2} are greater than the PG thresholds and $\overline{MR1}$ is logic high.

Figure 40. Timing When $\overline{MR1}$ Is Toggled

APPLICATION INFORMATION

sequencing timing diagrams (continued)

application conditions not shown in block diagram:

V_{IN1} and V_{IN2} are tied to the same fixed input voltage greater than the V_{UVLO}; SEQ is tied to logic high; PG1 is tied to $\overline{MR2}$; $\overline{MR1}$ is not used and is connected to V_{IN}.

explanation of timing diagrams:

$\overline{EN}$ is initially high; therefore, both regulators are off and PG1 and $\overline{RESET}$ are at logic low. With SEQ at logic high, when $\overline{EN}$ is taken low, V_{OUT2} turns on. V_{OUT1} turns on after V_{OUT2} reaches 83% of its regulated output voltage. When V_{OUT1} reaches 95% of its regulated output voltage, PG1 (tied to $\overline{MR2}$) goes to logic high. When both V_{OUT1} and V_{OUT2} reach 95% of their respective regulated output voltages and both $\overline{MR1}$ and $\overline{MR2}$ (tied to PG1) are at logic high, $\overline{RESET}$ is pulled to logic high after a 120 ms delay. When a fault on V_{OUT1} causes it to fall below 95% of its regulated output voltage, PG1 (tied to $\overline{MR2}$) goes to logic low.





NOTE A: t1 – Time at which both V_{OUT1} and V_{OUT2} are greater than the PG thresholds and $\overline{MR1}$ is logic high.

Figure 41. Timing When a Fault Occurs on V_{OUT1}

APPLICATION INFORMATION

sequencing timing diagrams (continued)

application conditions not shown in block diagram: V_I

V_{IN1} and V_{IN2} are tied to the same fixed input voltage greater than the V_{UVLO}; SEQ is tied to logic high; PG1 is tied to $\overline{MR2}$; $\overline{MR1}$ is not used and is connected to V_{IN}.



explanation of timing diagrams:

$\overline{EN}$ is initially high; therefore, both regulators are off and PG1 and $\overline{RESET}$ are at logic low. With SEQ at logic high, when $\overline{EN}$ is taken low, V_{OUT2} turns on. V_{OUT1} turns on after V_{OUT2} reaches 83% of its regulated output voltage. When V_{OUT1} reaches 95% of its regulated output voltage, PG1 (tied to $\overline{MR2}$) goes to logic high. When both V_{OUT1} and V_{OUT2} reach 95% of their respective regulated output voltages and both $\overline{MR1}$ and $\overline{MR2}$ (tied to PG1) are at logic high, $\overline{RESET}$ is pulled to logic high after a 120 ms delay. When a fault on V_{OUT2} causes it to fall below 95% of its regulated output voltage, $\overline{RESET}$ returns to logic low and V_{OUT1} begins to power down because SEQ is high. When V_{OUT1} falls below 95% of its regulated output voltage, PG1 (tied to $\overline{MR2}$) returns to logic low.



NOTE A: t1 – Time at which both V_{OUT1} and V_{OUT2} are greater than the PG thresholds and $\overline{MR1}$ is logic high.

Figure 42. Timing When a Fault Occurs on V_{OUT2}

APPLICATION INFORMATION

split voltage DSP application

Figure 43 shows a typical application where the TPS70351 is powering up a DSP. In this application, by grounding the SEQ pin, V_{OUT1}(I/O) is powered up first, and then V_{OUT2}(core).



NOTE A: t1 – Time at which both V_{out1} and V_{out2} are greater than the PG1 thresholds and $\overline{MR1}$ is logic high.

Figure 43. Application Timing Diagram (SEQ = Low)

APPLICATION INFORMATION

split voltage DSP application (continued)

Figure 44 shows a typical application where the TPS70351 is powering up a DSP. In this application, by pulling up the SEQ pin, V_{OUT2}(Core) is powered up first, and then V_{OUT1}(I/O).





NOTE A: t1 – Time at which both V_{out1} and V_{out2} are greater than the PG1 thresholds and $\overline{MR1}$ is logic high.

Figure 44. Application Timing Diagram (SEQ = High)

APPLICATION INFORMATION

input capacitor

For a typical application, a ceramic input bypass capacitor (0.22 μF – 1 μF) is recommended to ensure device stability. This capacitor should be as close as possible to the input pin. Due to the impedance of the input supply, large transient currents causes the input voltage to droop. If this droop causes the input voltage to drop below the UVLO threshold, the device turns off. Therefore, it is recommended that a larger capacitor be placed in parallel with the ceramic bypass capacitor at the regulator's input. The size of this capacitor depends on the output current, response time of the main power supply, and the main power supply's distance to the regulator. At a minimum, the capacitor should be sized to ensure that the input voltage does not drop below the minimum UVLO threshold voltage during normal operating conditions.

output capacitor

As with most LDO regulators, the TPS703xx requires an output capacitor connected between each OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value for V_{OUT1} is 22 μF and the ESR (equivalent series resistance) must be between 50 mΩ and 800 mΩ. The minimum recommended capacitance value for V_{OUT2} is 47 μF and the ESR must be between 50 mΩ and 2 Ω. Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described above. Larger capacitors provide a wider range of stability and better load transient response. Below is a partial listing of surface-mount capacitors usable with the TPS703xx for fast transient response application.

This information, along with the ESR graphs, is included to assist in selection of suitable capacitance for the user's application. When necessary to achieve low height requirements along with high output current and/or high load capacitance, several higher ESR capacitors can be used in parallel to meet the guidelines above.

VALUE	MFR.	PART NO.
680 μF	Kemet	T510X6871004AS
470 μF	Sanyo	4TPB470M
150 μF	Sanyo	4TPC150M
220 μF	Sanyo	2R5TPC220M
100 μF	Sanyo	6TPC100M
68 μF	Sanyo	10TPC68M
68 μF	Kemet	T495D6861006AS
47 μF	Kemet	T495D4761010AS
33 μF	Kemet	T495C3361016AS
22 μF	Kemet	T495C2261010AS

APPLICATION INFORMATION

programming the TPS70302 adjustable LDO regulator

The output voltage of the TPS70302 adjustable regulators is programmed using external resistor dividers as shown in Figure 45.

Resistors R1 and R2 should be chosen for approximately 50 μA divider current. Lower value resistors can be used, but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at the sense terminal increase the output voltage error. The recommended design procedure is to choose R2 = 30.1 kΩ to set the divider current at approximately 50 μA and then calculate R1 using:

$$R1 = \left(\frac{V_O}{V_{ref}} - 1\right) \times R2 \quad (6)$$

where

V_{ref} = 1.224 V typ (the internal reference voltage)



OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	UNIT
2.5 V	31.6	30.1	kΩ
3.3 V	51.1	30.1	kΩ
3.6 V	59.0	30.1	kΩ

Figure 45. TPS70302 Adjustable LDO Regulator Programming

regulator protection

Both TPS703xx PMOS-pass transistors have built-in back diodes that conduct reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS703xx also features internal current limiting and thermal protection. During normal operation, the TPS703xx regulator 1 limits output current to approximately 1.75 A (typ) and regulator 2 limits output current to approximately 3.8 A (typ). When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C(typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C(typ), regulator operation resumes.

MECHANICAL DATA

PWP (R-PDSO-G)** **PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE**

20-PIN SHOWN



DIM \ PINS **	14	16	20	24	28
A MAX	5,10	5,10	6,60	7,90	9,80
A MIN	4,90	4,90	6,40	7,70	9,60

4073225/E 03/97

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusions.
D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265