CXA1372AQ/AS

RF Signal Processing Servo Amplifier for CD Player

Description

The CXA1372AQ/AS is a bipolar IC developed for RF signal processing (focus OK, mirror, defect detection, EFM comparator) and various servo control.

Features

- Single power supply, 5V
- · Low power consumption
- · Fewer external parts
- Built-in circuit for effective disc defect measures
- Share serial data bus from the microcomputer with CXD2500
- Fully compatible with CXA1182 for microcomputer software

Functions

- · Auto asymmetry control
- · Focus OK detection circuit
- · Mirror detection circuit
- · Defects detection, counter measures circuit
- EFM comparator
- Focus servo control
- Tracking servo control
- · Sled servo control

48pin QFP (Plastic) 48pin SDIP (Plastic)

Structure

Silicon monolithic IC


Absolute Maximum Ratings (Ta = 25°C)

Supply voltage	Vcc - 1	, Vee	12	V						
 Operating temperature 	Topr		-20 to +75	°C						
 Storage temperature 	Tstg		-55 to +150	°C						
Allowable power dissipation	Po	CXA1372AS CXA1372AQ	833 457	mW mW						
Recommended Operating Conditions										
	Vcc - '	VEE	3.6 to 11	V						

Vcc - Dgnd


3.6 to 5.5

CXA1372AQ Block Diagram




Pin Configuration

CXA1372AS



CXA1372AQ



Pin Description

Pir	No.	T			
Q	S	Symbol	1/0	Equivalent circuit	Description
1	7	VC	1	:	Center voltage input pin For dual power: GND For single power supply: (Vcc + GND)/2
2	8	FGD		2	Connect a capacitor between this pin and pin 3 to reduce high-frequency gain.
3	9	FS3		3 180 45K	The high-frequency gain of the focus servo is switched through FS3 On and OFF.
4	10	FLB	J	40K W W	Time constant external pin to raise the low bandwidth of the focus servo.
5	11	FEO	0		Focus drive output.
11	17	TAO	0	(5) (1) (2) (2) (4) (4) (4) (4) (4) (4) (4) (4) (4) (4	Tracking drive output.
14	20	SLO	0	→ 1 2.5µA	Sled drive output.
6	12	FE-		6 380 ₹40K	Inverse input pin for focus amplifier.

Pin	No.	T			
Q	s	Symbol	1/0	Equivalent circuit	Description
7	13	SRCH	1	3.5 µ A 1 1 1 µ A	Time constant external pin for the formation of focus search waveforms.
8	14	TGU	l	(B)	Time constant external pin for the selection of tracking high band gain.
9	15	TG2	-	(3) 180 A70K₹ 12µA	Time constant external pin for the selection of tracking high band gain.
12	18	TA-	l	180 ¥ 90K	Inverse input pin for tracking amplifier.
13	19	SL+	1	③ → → → → → → → → → → → → → → → → → → →	Non-inverse input pin for sled amplifier.
15	21	SL-	I	180 (15) (15) (16) (17) (17) (18) (Inverse input pin for sled amplifier.

Pin	No.	0	1,0		
Q	S	Symbol	1/0	Equivalent circuit	Description
16	22	FSET	,	Vcc ∆ 180 180 \$\frac{1}{5} 15K \$\frac{5}{5} 15K	Pin to set peak frequency of focus tracking phase compensation and fc of CLV LPF.
17	23	ISET			Current is input to determine focus search, track jump, and sled kick height.
18	24	SSTOP	ľ	180 THA	Limit SW ON/OFF signal detection pin for disc inner periphery detection.
20	26	DIRC	1		Pin for one-track jump. Contains a 47kΩ pull-up resistor.
21	27	LOCK	İ	1 20 4 4 4	At "L" sled runaway prevention circuit operates. Contains a 47kΩ pull-up resistor.
22	28	CLK	[② \$47K 15#A 22 180	Serial data transfer clock input from CPU.
23	29	XLT		②	Latch input from CPU.
24	30	DATA		3	Serial data input from CPU.
25	31	XRST	ı	•	Reset input pin, reset at "L".
26	32	SENS	0	Å Å Å Å Å Å Å Å Å Å Å Å Å Å Å Å Å Å Å	Outputs FZC, AS, TZC and SSTOP through command from CPU.
27	33	C. OUT	0	(3)	Track number count signal output.

Pin	No.		T		
Q	S	Symbol	1/0	Equivalent circuit	Description
29	35	MIRR	0	★ 150	MIRR comparator output pin.
38	44	CP	I	38 → 20K → 10K →	Connecting pin of MIRR hold condenser. Non-inverted input pin of MIRR comparator.
34	40	CC1		150 150 38	Output pin of DEFECT bottom hold.
35	41	CC2	0	₹	Input pin for the capacitance coupled output of DEFECT bottom hold.
30	36	DFCT	0	\$\frac{180}{89\dagger}\$\frac{1}{4}\$\tag{180}\$\$\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Output pin of DEFECT comparator.
37	43	CB		†	Connection pin of DEFECT bottom hold capacitor.
31	37	ASY	l	33 \$\frac{1}{4}\$180	Input pin of auto asymmetry control.
32	38	EFM	0	Depending on power supply Current source (Vcc to DGND)	Output pin of EFM comparator.
33	39	FOK	0	3 20K 150 20K 150 150 150 150 150 150 150 150 150 150	Output pin of FOK comparator.

Pin	No.				
Q	S	Symbol	1/0	Equivalent circuit	Description
39	45	RFI	Ī	40K → 180 → 180 → 10K →	Input pin with coupling capacitor where RF summing amplifier output is connected.
40	46	RFO	0	♦ 180	Output pin of RF summing amplifier and check point of eye pattern.
42	48	TZC	ı	180 180 75K ⋛	Input pin of tracking zero-cross comparator.
43	1	TE	ı		Input pin of tracking error amplifier.
44	2	TDFCT		€ 1990 1990 1990	Capacitor connecting pin for time constant during defects.
45	3	ATSC		Vcc	Window comparator input pin for ATSC detection.
46	4	FZC	1	180 \$56K	Pin for focus zero-cross comparator input.
47	5	FE	ı	@ * ** T	Input pin of focus error.
48	6	FDFCT	ı	@ # # # # # # # # # # # # # # # # # # #	Capacitor connecting pin for time constant during defect functions.

Electrical	Characteristics
Electrical	Characteristics

Ele	ctri	cal Characteristics		1										1 .				1	Ta=25°C, Vcc=+2.5°	V, VEE-	-2.5V, l	D.GND	=-2.5V
No.		Item	Symbol	S1	S2	S3	SW S4	cond S5	ition S6	S7	S8	S9	SD	E1	ias co		-,	Test point	Output wafeform and description of test method	Min.	Тур.	Max.	Unit
1	Cı	urrent consumption	lcc			00	-			0,		00	00				<u> </u>	10, 36	•	8	19	27	mA
2	Cı	rrent consumption	lee										00		-		1-	19, 41	·	-24	-17	8	mA
3		DC voltage gain	GFEO										08					5	V1=10HZ, 100mVp-p Greo=20 log (Vout/Vin)	18.0	21.0	24.0	dB
4		Field through	VFEOF										00					5	SG=10kHZ, 40mVp-p Difference in gain when SD=00 and SD=08			-35	dB
5	F O C	Max. output voltage	VFE01		0								08	-				5	V1=0.5VDC	2.0			٧
6	US	Max. output voltage	VFE02		0				•				08					5	V1=-0.5Vpc			-2.0	٧.
7		Max. output voltage	VFE03		0	0							08					5	V1=0.5Vpc	1.2			٧
8	SER	Max. output voltage	VFE04		0	0							08					5	V1=-0.5VDC			-1.2	V
9	0	Search output voltage	Vsachi										02					5		-640		-360	mV
10		Search output voltage	VsrcH2										03					5		360		640	mV
11		FZC threshold	VFZC										00				*	27	*(Vcc+DGND)/2=SENS value when E4 is varied.	39	50	61	mV
12		DC voltage gain	Gтєо										25					11	V2=10Hz, 500mVp-р Gтє0=20 log (Vout/Vin)	11.6	14.6	17.6	dB
13	Т	Field through	VTEOF										00					11	V2=10kHz, 40mVp-p Difference in gain when SD=00 and SD=25			-39	dB
14	R	Max. output voltage	VTE01				:	0					25					11	V2=-0.5Vpc	2.0			V
15	CK	Max. output voltage	VTE02				:	0		-			25					11	V2=0.5Voc			-2.0	v
16	- N	Max. output voltage	VTE03					0	0				25					11	V2=-0.5VDC	1.2			v
17	G S	Max. output voltage	VTE04					0	0				25					11	V2=0.5VDC			-1.2	v
18	Ĕ R	Jump output voltage	VJUMP1										2C					11		-640		-360	mV
19	0	Jump output voltage	VJUMP2										28					11		360		640	mV
20		ATSC threshold	VATSC1										20			*		27	*(Vcc+DGND)/2=SENS	-45	-26	~7	mV
21		ATSC threshold	VATSC2										20					27	1 '1 1 = 2 1 1 1		26	45	mV
22		TZC threshold	Vтzc										20		*			27	*(Vcc+DGND)/2 SENS value when E2 is varied.	-20	0	20	mV

Unit

dΒ

dΒ

٧

Bias condition

E1 E2 E3 E4

SD

25

00

25

Test

point

14

14

14

29

29

V4=10kHz, - 0.4Vpc

Output wafeform and

description of test method

V5=10Hz, 20mVp-p

V5=10kHz, 100mVp-p

SD=00 and SD=25

V5=1.0Vpc

Difference in gain when

Open loop gain

Min.

50

2.0

Тур.

Max.

-34

0.3

1.8

Vp-p

Vp-p

SW condition

S3 S4 S5 S6 S7 S8 S9

No.

23

24

25

Item

DC voltage gain

Max. output voltage

Min. input operating

Max. input operating

volatage

voltage

41

42

Field through

Symbol

GsLo

VSLOF

Vs.o

V_{MIR1}

V_{MIR2}

S1


S2

Ó	
×	
>	
_	
ω	
Ñ	
N	
➣	
O	
=	
حد	

No.	o. Item		Cumbal]		•	SW	condi	ition					В	ias co	nditio	on	Test		, Min.			
INO.	<u> </u>	Reni	Symbol	S1	S2	S3	S4	S5	S6	S7	S8	S9	SD	E1	E2	E3	E4	point	description of test method	Min.	Тур.	Max.	Unit
43		High level output voltage	VDFCTH															30		1.8			V
44		Low level output voltage	Vofctl														_, <u>.</u>	30				-2.0	V
45		Min. operating frequency	FDFCT1		<u> </u>													30				1	kHz
46	Đ	Max. operating frequency	FDFCT2															30	V4=40mVp-p + 15mVpc	2.5			kHz
47	FECT	Min. input operating voltage	VDFCT1															30				0.5	Vp-p
48	'	Max. input operating voltage	VDFCT2															30	V4=50Hz + 15mVpc	1.8			Vp-p
49		Duty 1	D⊕м₁								0							31	V4=750kHz, 0.7Vp-p	-50	0	50	mV
50		Duty 2	Depm2								0							31	V4=750kHz, 0.7Vp-p + 0.25Vpc	0	50	100	mV
51		High fevel output voltage	Vеғмн								0	0						32		1.2			V
52	E F	Low level output voltage	VEFML								0	0						32	V4=750kHz, 0.7Vp-p			-1.2	V
53	М	Min. input operating voltage	Vermi								0							Α				0.12	Vp-p
54		Max. input operating voltage	Verm2								0							Α	V4=750kHz -				Vp-p




Electric Characteristics Test Circuit



Description of Functions

Focus servo system



Above is a block diagram of the focus servo system.

FE signal is gradually input to focus phase compensation circuit through $20k\Omega$ and $48k\Omega$ resistances. However, when DFCT is detected, FE signal is switched into the low pass filter route formed by connecting a capacitance between the built-in $470k\Omega$ resistance and Pin 48.

When this DFCT counter measure circuit is not used, Pin 48 is left open.

When FS3 is on, the high frequency gain can be reduced by forming a low frequency time constant through a capacitor connected across Pins 2 and 3 and the internal resistor.


The capacitor across Pin 4 and GND is a time constant that raises low frequency normally in playback condition. The peak frequency of the focus phase compensation is inversely proportional to the resistor connected to Pin 16 (about 1.2kHz when the resistor is $510k\Omega$).

The focus search peak becomes about ± 1.1 Vp-p with the above constant. The peak is inversely proportional to the resistor connected across Pin 17 and GND. However, when this resistor is varied, the peaks of track jump and sled kick also vary.

FZC comparator inverted input is set to 2% of the difference between the reference voltage Vcc and VC (Pin 1): $(Vcc - VC) \times 2\%$.

Note: For Pin 16 a 510k Ω resistor is recommended.

Tracking sled servo system



Above is a block diagram of the tracking and sled servo system.

The capacitor across Pins 8 and 9 has a time constant to reduce high frequency when TG2 is switched off. The tracking phase compensation peak frequency is at about 1.2kHz when the resistor connected to Pin 16 is at $510k\Omega$.

For a tracking jump in FWD or REV direction, TM3 or TM4 is set on. At this time, the peak voltage fed to the tracking coil is determined by the TM3 and TM4 current values and the feedback resistor from Pin 12. That is:

Track jump peak voltage = TM3 (TM4) current value \times feedback resistor value. The FWD or REV sled kick is done by setting TM5 or TM6 on. At this time, the peak voltage added to the sled motor is determined by the TM5 or TM6 current value and the feedback resistor from Pin 15.

Sled jump peak voltage = TM5 (TM6) current value \times feedback resistor value. Each SW current value is determined by the resistor connected to Pin 17 and GND when the resistor is at about 120k Ω .

TM3 or TM4 turns to $\pm 11\mu A$ and TM5 or TM6 to $\pm 22\mu A$.


This current value is almost inversely proportional to the resistor, variable within a range of about 5 to $40\mu A$ for TM3.

S STOP is the ON/OFF detection signal for the limit SW of the linear motor's innermost circumference.

TE signal is switched into low pass filter route formed by connecting a capacitance between the built-in resistance at DFCT ($470k\Omega$) and Pin 44 as for FE signal.

TM1 was ON at DFCT in CXA1082 and CXA1182, but it is not operational in CXA1372A.

Focus OK circuit




Focus OK circuit generates a timing window to enable focus servo from a focus search condition. RF signal from Pin 46 is passed through HPF (High Pass Filter) and output from Pin 39. RF signal passed through LPF (Low Pass Filter) is output from Pin 33.

Focus OK amplifier output is inverted when VRFI-VRFO#-0.37V.

C5 determines the time constants of HPF in the EFM comparator and mirror circuits as well as that of LPF in the focus OK amplifier. Normally, when $0.01\mu F$ is selected for C5, fc (cut-off frequency) = 1kHz. This prevents the block error rate from worsening as the result of a damaged RF envelope due to scratched disc, etc.

EFM comparator

EFM comparator changes RF signal a binary value. The asymmetry generated due to variations in disc manufacturing cannot be eliminated by the AC coupling alone. Therefore, the reference voltage of EFM comparator is controlled through 1 and 0 that are in approximately equal numbers in the binary EFM signals.




As this comparator is a current SW type, each of the H and L levels is not equal to the power supply voltage. A feedback has to be composed through the CMOS buffer.

R8, R9, C8, and C9 form a LPF to obtain (Vcc + DGND)/2V. When fc (cut-off frequency) exceeds 500Hz, EFM low-frequency components leak badly, and the block error rate worsens.

DEFECT circuit


After inversion, RFI signal is bottom held by means of one long and one short time constant. The short time-constant bottom hold responds to a disc mirror defect inexcess of 0.1 msec.

The long time-constant bottom hold keeps to the mirror level prior to the defect. By differentiating this with a capacitor coupling and shifting the level, both signals are compared to generate a mirror defect detection signal.



Mirror circuit

This circuit holds the bottom and peak (after amplifying RFI signal). Holds are performed by means of respective time constants that permit the peak hold to follow a 30kHz traverse while the bottom hold. This can follow the envelope fluctuations in the revolving cycle.



Through the differential amplification of peak and bottom hold signals, H and I, envelope signal J (demodulated to DC) is obtained. Two-thirds of the peak value of this signal J is held with a large time constant for the signal k. When k is compared with J, a mirror output is obtained by comparing signal k to signal J. Signal k equals two-thirds of J signal peak level held with a large time constant. That is, the mirror output on the disc track is at "L". Between tracks (mirror section) it is at "H". It is also at "H" when a defect is detected. The time constant for the mirror hold must be sufficiently larger than that of the traverse signal.

Commands

The input data that activates this IC consists of 8 bits. It is expressed hereafter as \$XX in two hexadecimal digits. (X denotes O to F). Commands for the CXA1372Q/S are classified into 4 types - \$0X to 3X.

1. At \$0X [SENSE (Pin 26) outputs "FZC" signal]

This command relates to the focus servo control.

The bit configuration is as follows:

Four switches, FS1 to FS4 are relate to focusing, and correspond to D0 through D3 respectively.

At \$00 FS1 = 0 and Pin 7 is charged to $(22\mu A - 11\mu A) \times 50k\Omega = 0.55V$).

If FS2 = 0, this voltage is not output and the output of Pin 5 remains at 0V.

At \$02 From the above state, only FS2 turns to 1 while a negative output is output to Pin 5. This voltage level is stipulated as follows:

$$(22\mu A - 11\mu A) \times 50$$
k $\Omega \times \frac{Resistance value between Pin 5 and Pin 6}{50$ k Ω (1)

At \$03 From the above state, FS1 turns to 1 and current supply to $+22\mu A$ is cut off.

Then, CR charge/discharge circuit is formed and Pin 7 voltage decreases as time passes, as shown in Fig. 1.



Fig. 1 Voltage at Pin 7 as FS1 changes from 0 to1

The time constant is determined $50k\Omega$ and an external capacitor.

Alternating commands \$02 and \$03 provides the focus search voltage (Fig. 2).




Fig. 2 Formation of search voltage through \$02 and \$03 (Pin 5 voltage)

1) FS4 description

This switch is placed between focus error input 47 and the focus phase compensation to switch the focus servo on and off.

$$\$00 \rightarrow \$08$$
Focus off \leftarrow Focus on

2) Focus application

For explanation sake the polarity is assumed as follows:

- a) The lens moves away or toward the disc in search.
- b)At this time, output voltage at Pin 5 varies from negative to positive.
- c)Further on, the focus S-curve changes as follows:




Fig. 3 S-curve

Focus servo is activated at operating point A shown in Fig. 3. Usually, focus search is performed and focus servo switch set ON when passing through A point in Fig. 3. Moreover, to prevent misoperation, a logical product (AND) is timed with the Focus-OK signal.

This IC is designed to output FZC (Focus Zero Cross) from Sense Pin (Pin 26), as the A point passing signal. Focus-OK signal is output to indicate focus in ON (focus is enabled in this case). The following time chart shows how to obtain the focus.




Fig. 4 Timing Chart of In-Focus

It is important here that \$08 command be transferred in the shortest possible time after FZC changes from H to L. To this effect, (b) sequence required for software is favoured over (a) sequence, shown below.




Fig. 5 Bad Sequence and Good Sequence Better case (at right) recommended over poor sequence (at left)

3) Sense Pin (Pin 27)

Output at Sense Pin varies according to the input data.

That is: FZC is output with \$0X.

AS is output with \$1X.

TZC is output with \$2X.

SSTOP is output with \$3X.

HIGH-Z is output with \$4X to 7X.

2. At \$1X SENS (Pin 27 outputs signal "AS")

This command refers to ON/OFF of TG1, TG2 and the brake circuit.

The bit configuration is as follows:

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	ANTI	Brake	TG2	TG1
				SHOCK	Circuit	t	
				ON/OFF	ON/O	FF	

TG1, TG2

These switches select Up/Normal of the tracking servo gain. The brake circuit prevents the erratic motion of the actuator. After 100-track or 10-track jumps, the servo circuit exceeds the linear range and the actuator often sets on the wrong track. Using a feature where the RF envelope and the tracking error are out of phase by 180° braking is applied when the actuator crosses the tracks either way to cut off tracking errors and stop undesirable jumping.




Fig. 6 TM7 Movement (Brake Circuit)




Fig. 7 External Waveform

3. At \$2X SENS (Pin 27) outputs signal "TZC"
This command relates to the ON/OFF of the tracking and sled servos as well as to the formation of jump and speed feeding pulses during access.

D7	D6	D5	D4	-D3	D2	D1	D0
0	0	1	0	Tracking 00 off 01 Serve 10 F-JUI 11 R-JUI TM1, TM	ON MP MP	11 R-sp	

DIRC (Pin 20) and 1 Track Jump

Normally, an acceleration pulse is applied for a 1-track jump. Then a deceleration pulse is given for a specified time observing the tracking error from the moment it passes point 0 tracking servo is set on again after applying a deceleration pulse for a specified time. For the 100-track jump to be explained in the next item, as long as the number of tracks is about 100 there is no problem. However for the 1-track jump it must be exactly a 1-track jump, which requires the above complicated procedure. For the 1-track jump in CD players, both the acceleration and deceleration take about 300 to 400µs. When software is used to execute this operation, it turns out as shown in the flow chart of Fig. 9. Actually, it takes time to transfer data.




Fig. 8 Pulse Waveform and Tracking Error of 1-Track Jump




Fig. 9 1-Track Jump not using DIRC 20

Fig. 10 1-Track Jump with DIRC 20

"DIRC" (Direct Control) Pin was provided in this IC to facilitate the 1-track jumping operation. That is to perform for1-track jump using DIRC, the following process takes place (DIRC = normal H).

- (a) Acceleration pulse is output. (\$2C for REV or \$28 for FWD).
- (b) With TZC ↓ (or TZC ↑), set DIRC to L. (SENS Pin 27 outputs "TZC"). As the jump pulse polarity is inverted, deceleration is applied.
- (c) Set DIRC to H for a specific time.
 - Both the tracking servo and sied servo are switched on automatically.
 - As a result, the track jump turns out as shown in the flow chart of Fig. 10 and the two serial data transfers can be omitted.

4. \$3X

This command selects the Focus search and Sled kick peak values.


D0, D1 Sled, NORMAL feed, high-speed feed

D2, D3 Focus search peak selection


				Focus sea	arch peak	Sled kic		
D7	' D6	D5	D4	D3 (PS3)	D2 (PS2)	D1 (PS1)	D0 ⁻ (PS0)	Relative value
-		-;		0	0	0	0	±1
0	0	1	1	0	1	0	1	±2
	Ū	•	•	1	0	1	0	±3
				1	1	1	1	±4

Parallel Direct Interface


1. DIRC



2. LOCK (Sled runaway prevention circuit)



CPU Serial Interface Timing Chart



DVcc - DGND = 4.5 to 5.5V

ltem	Symbol	Min.	Тур.	Max.	Unit
Clock frequency	fck			1	MHz
Clock pulse width	fwck	500			ns
Setup time	tsu	500	-		ns
Hold time	t h	500			ns
Delay time	to	1000			ns
Latch pulse width	twL	1000			ns

System Control

lå	ADDRE	SS		SENS			
ltem	D7 D6 D	5 D4	D3	D2	D1	D0	Output
Focus Control	0 0 0	0	FS4 Focus ON	FS3 Gain Down	FS2 Search ON	FS1 Search UP	FZC
Tracking Control	0 0 0	0 0 0 1		Brake ON	TG2 Gain Set *	TG1	A.S
Tracking Mode	0 0 1 0		Tracking M	lode *2	Sled Mode	TZC	
Select	0 0 1	1	PS4 Focus Search+2	PS3 Focus Search+1	PS2 Sled Kick+2	PS1 Sled Kick+1	SSTOP

Note) *1. GAIN SET

TG1 and TG2 can be set independently.

When the anti-shock is at 1 (00011xxx), invert both TG1 and TG2 when the internal anti-shock is at H.

*2. TRACKING MODE


	D3	D2
OFF	0	0
ON	0	1
FWD JUMP	1	0
REV JUMP	1	1

*3. SLED MODE

	D1	D0
OFF	0	0
ON	0	1
FWD MOVE	1	0
REV MOVE	1	1

Serial Data Truth Table

Serial data	Hexa. Function										
FOCUS CONTROL		FS = 4321									
00000000	\$00	0000									
0000001	\$01	0001									
0000010	\$02	0010									
00000011	\$03	0011									
00000100	\$04	0100									
00000100	\$05	0100									
00000101	\$06	0110									
00000110	\$07	0110									
0000111	\$07										
00001000	\$09	1000									
00001010	\$0A	1001									
00001010	\$0A \$0B	1010									
00001011		1011									
00001100	\$0C	1100									
00001101	\$0D	1101									
	\$0E	1110									
00001111	\$0F	1111									
TRACKING CONTROL		AS=0 AS=1									
		TG= 2 1 TG= 2 1									
00010000	\$10	0 0 0 0									
00010001	\$11	0 1 0 1									
00010010	\$12	1 0 1 0									
00010011	\$13	1 1 1, 1									
00010100	\$14	0 0 0 0									
00010101	\$15	0 1 0 1									
00010110	\$16	1 0 1 0									
00010111	\$17	1 1 1 1									
00011000	\$18	0 0 1 1									
00011001	\$19	0 1 1 0									
00011010	\$1A	0 1 0 1									
00011011	\$1B	1 1 0 0									
00011100	\$1C	0 0 1 1									
00011101	\$1D	0 1 1 0									
00011110	\$1E	1 0 0 1									
00011111	\$1F	1 1 0 0									
TRACKING MODE		DIRC=1 DIRC=0 DIRC=1									
TOTALING MODE	,	TM=654321 654321 654321									
00100000	\$20	000000 001000 000011									
00100001	\$21	000010 101010 000011									
00100010	\$22	010000 011000 100001									
00100011	\$23	100000 101000 100001									
00100100	\$24	000001 000100 000011									
00100101	\$25	000011 000110 000011									
00100110	\$26	010001 010100 100001									
00100111	\$27	100001 100100 100001									
00101000	\$28	000100 001000 000011									
00101001	\$29	000110 001010 000011									
00101010	\$2A	010100 011000 100001									
00101011	\$2B	100100 101000 100001									
00101100	\$2C	001000 000100 000011									
00101101	\$2D	001010 000110 000011									
00101110	\$2E	011000 010100 100001									
00101111	\$2F	101000 100100 100001									
00101111	ΨΔΙ	100001									





Others

1. Connection of the power supply pin

	Vcc	VEE	VC
±5V dual power supply	+5V	-5V	0V
5V single power supply	+5V	0V	VC

2. FSET pin

FSET pin determines the high frequency phase compensation for Focus and Tracking servo, and the cut-off frequency (fc) of CLV LPF.

3. ISET pin


ISET current = 1.27V/R

= Focus search current (\$30)

= Tracking kick current

= 1/2 sled kick current (\$30)

- 4. In the tracking amplifier, input is clamped at 1 VaE to prevent over input.
- 5. How to change FE and TE gains
 - (1) To increase: Pins 5 and 6, Pins 11 and 12 to more than $100k\Omega$
 - (2) To decrease: Divide FE and TE input resistance




6. Microcomputer interface 20 to 25, set input voltage of pin to

more than VIHVcc × 90% less than VILVcc × 10%

- 7. Focus OK circuit
 - (1) To set the time constants for the focus OK amplifier LPF and the mirror amplifier HPF refer to the paragraph on Description of Operations.

(2) The equivalent circuit of FOK output pin is as follows,




Accordingly FOK comparator output is:

Output voltage H: VFокн = near Vcc

Output voltage L: VFOKL = Vsat (NPN) + DGND

8. Mirror Circuit

(1) The equivalent circuit of MIRR output pin is as follows.




MIRR comparator output is:

Output voltage H: $V_{MIRH} = V_{CC} - V_{sat}$ (LPNP) Output voltage L: $V_{MIRL} = near\ DGND$

9. EFM Comparator

- (1) Note that EFM duty varies when CXA1372A Vcc differs from that of DSP IC (Such as CXD2500).
- (2) The equivalent circuit of EFM output pin is as follows.



*The power supply current is given as 5V from Vcc to DGND. Then we have EFM comparator output as follows,


Output voltage H: VermH = Vcc - VBE (NPN)


Output voltage L: VermL = Vcc $-4.8 \text{ (k}\Omega) \times 7 \text{ (}\mu\text{A)} - \text{Vbe (NPN)}$

Focus Tracking Internal Phase Compensation Standard Circuit Design Data

MODE	Item	Complement	SW condition										Bias condition				Test	Output wafeform and				
002		Symbol	S1	S2	S3	S4	S5	S6	\$7	S8	S9	SD	E1	E2	E3	E4	point	description of test method	Min.	Тур.	Max.	Unit
_	1.2kHz gain		0														5	When CFLB=0.1µF		21.5		dВ
F O C	1.2kHz phase		0						ļ								5			63		deg
U S	1.2kHz gain		0														5			16		dB
	1.2kHz phase		0														5			63		deg
Ť R	1.2kHz gain					0											11			13		dB
A C	1.2kHz phase					0											11			-125		deg
l ĸ [2.7kHz gain					0											11			265		dВ
	2.7kHz phase					0		-									11	-	-	-130		deg

Example of Ropresentatire Characteristics






Package Outline Unit: mm

CXA1372AQ

48pin QFP (Plastic) 0.6g




QFP-48P-L04

NOTE: PALLADIUM PLATING

This product uses S-PdPPF (Sony Spec.-Palladium Pre-Plated Lead Frame).

CXA1372AS

48pin SDIP (Plastic) 600mil 5.1g



NOTE: PALLADIUM PLATING

This product uses S-PdPPF (Sony Spec.-Palladium Pre-Plated Lead Frame).