

Smart High-Side Power Switch


Two Channels: 2 x $30m\Omega$

Current Sense

Product Summary

Operating Voltage	$V_{bb(on)}$	5.034V		
	Active channels:	one	two parallel	
On-state Resistance	R _{ON}	$30 m\Omega$	15m Ω	
Load Current (ISO)	$I_{L(ISO)}$	12A	24A	
Current Limitation	$I_{L(SCr)}$	24A	24A	

Package



General Description

- N channel vertical power MOSFET with charge pump, ground referenced CMOS compatible input, diagnostic feedback and proportional load current sense monolithically integrated in Smart SIPMOS[®] technology.
- Fully protected by embedded protection functions

Applications

- μC compatible high-side power switch with diagnostic feedback for 12V and 24V grounded loads
- All types of resistive, inductive and capacitve loads
- Most suitable for loads with high inrush currents, so as lamps
- Replaces electromechanical relays, fuses and discrete circuits

Basic Functions


- · CMOS compatible input
- Undervoltage and overvoltage shutdown with auto-restart and hysteresis
- · Fast demagnetization of inductive loads
- Logic ground independent from load ground

Protection Functions

- Short circuit protection
- Overload protection
- Current limitation
- Thermal shutdown
- Overvoltage protection (including load dump) with external resistor
- Reverse battery protection with external resistor
- Loss of ground and loss of V_{bb} protection
- Electrostatic discharge protection (ESD)


Diagnostic Functions

- Proportinal load current sense
- · Diagnostic feedback with open drain output
- Open load detection in OFF-state with external resistor
- Feedback of thermal shutdown in ON-state






Functional diagram



Pin Definitions and Functions

Pin	Symbol	Function
1,10, 11,12,	V _{bb}	Positive power supply voltage. For high current applications the heat slug should be used as Vbb connection.
3 7	IN1 IN2	Input 1,2, activates channel 1,2 in case of logic high signal
16,17, 18,19	OUT1	Output 1,2, protected high-side power output of channel 1,2. All pins of each output have to
12,13, 14,15	OUT2	be connected in parallel for operation according ths spec (e.g. k _{ilis}). Design the wiring for the max. short circuit current
4	ST1	Diagnostic feedback 1,2 of channel 1,2
8	ST2	open drain, invers to input level
2	GND1	Ground 1,2 of chip channel 1,2
6	GND2	
5	IS1	Sense current output 1,2; proportional to the
9	IS2	load current, zero in the case of current limitation of the load current
Heatslug	V _{bb}	Positiv powersupply voltage. Good way to design a very low thermal resistance.

Pin configuration





Maximum Ratings at $T_i = 25$ °C unless otherwise specified

Parameter	Symbol	Values	Unit
Supply voltage (overvoltage protection see page 4)	V_{bb}	43	V
Supply voltage for full short circuit protection T _{j,start} = -40+150°C	V _{bb}	34	V
Load current (Short-circuit current, see page 6)	IL	self-limited	Α
Load dump protection ¹⁾ $V_{LoadDump} = V_A + V_s$, $V_A = 13.5 \text{ V}$ $R_I^{2)} = 2 \Omega$, $t_d = 200 \text{ ms}$; $IN = low \text{ or high}$, each channel loaded with $R_L = 1.0 \Omega$,	V _{Load dump} ³⁾	60	V
Operating temperature range Storage temperature range	T_{stg}	-40+150 -55+150	°C
Power dissipation (DC) ⁴⁾ $T_a = 25$ °C: (all channels active) $T_a = 85$ °C:	P _{tot}	3.8 2.0	W
Maximal switchable inductance, single pulse $V_{bb} = 12V$, $T_{j,start} = 150^{\circ}C^{4}$,			
$\begin{array}{lll} I_L=&4~A,~E_{AS}=&1.13J,~0~\Omega\\ I_L=&12~A,~E_{AS}=&430\text{mJ},~0~\Omega\\ I_L=&24~A,~E_{AS}=&800\text{mJ},~0~\Omega\\ \text{see diagrams on page 11} \end{array} \qquad \begin{array}{ll} \text{one channel:}\\ \text{two parallel channels:}\\ \end{array}$	Z _L	100 4.4 2.0	mH
Electrostatic discharge capability (ESD) IN: (Human Body Model) ST, IS: out to all other pins shorted: acc. MIL-STD883D, method 3015.7 and ESD assn. std. S5.1-1993 R=1.5k Ω ; C=100pF	V _{ESD}	1.0 4.0 8.0	kV
Input voltage (DC)	V_{IN}	-10 +16	V
Current through input pin (DC) Current through status pin (DC) Current through current sense pin (DC) see internal circuit diagram page 10	I _{IN} I _{ST} I _{IS}	±2.0 ±5.0 ±14	mA

Infineon technologies Page 3 2002-Sep-30

¹⁾ Supply voltages higher than $V_{bb(AZ)}$ require an external current limit for the GND and status pins a 150 Ω resistor for the GND connection is recommended.

 P_{I} = internal resistance of the load dump test pulse generator

 $^{^{3)}}$ $V_{\text{Load dump}}$ is set up without the DUT connected to the generator per ISO 7637-1 and DIN 40839

⁴⁾ Device on 50mm*50mm*1.5mm epoxy PCB FR4 with 6cm² (one layer, 70μm thick) copper area for V_{bb} connection. PCB is vertical without blown air.



Thermal Characteristics

Parameter and Conditions		Symbol	Values			Unit
			min	typ	max	
Thermal resistance junction -case	each channel:	R _{this}			1	K/W
junction - ambient4)	one channel active: all channels active:	R _{thja}		37 30		

Electrical Characteristics

Parameter and Cond	Symbol	Values			Unit	
	12 V unless otherwise specified		min	typ	max	
Load Switching Capa	abilities and Characteristics	;				
On-state resistance (\	/ _{bb} to OUT); I _L = 5 A					
	each channel, $T_i = 25$ °C:	R _{ON}		27	30	mΩ
	$T_j = 150^{\circ}C$:			54	60	
two p	parallel channels, $T_j = 25^{\circ}C$:			14	15	
Output voltage drop lii	mitation at small load					
currents, see page 15		$V_{ON(NL)}$		50		mV
IL = 0.5 A	T _j =-40+150°C:	311(112)				
Nominal load current,						
	one channel active:	$I_{L(NOM)}$	11	12		Α
	two parallel channels active:		22	24		
ISO 10483-1, 6.7: Von =0	.5V T _C = 85°C					
Output current while G	ND disconnected or pulled up;	I _{L(GNDhigh)}			8	mA
see diagram page 11; (not	tested specified by design)					
Turn-on time ⁵⁾	IN J to 90% V _{OUT} :	t _{on}	25	70	150	μs
Turn-off time	IN L to 10% V _{OUT} :	t _{off}	25	80	200	,
$R_L = 12 \Omega$	00.					
Slew rate on 5)		dV/dt _{on}	0.1		1	V/μs
10 to 30% V_{OUT} , $R_L =$:12Ω:					
Slew rate off 5) 70 to 40% V _{OUT} , R _L =	- 12 Ω:	-dV/dt _{off}	0.1		1	V/µs

⁵⁾ See timing diagram on page 12.



Parameter and Conditions, e	Symbol		Values	•	Unit	
at T _j = -40+150°C, V _{bb} = 12 V unless otherwise specified			min	typ		max
Operating Parameters						
Operating voltage ⁶⁾		$V_{bb(on)}$	5.0		34	V
Undervoltage shutdown		V _{bb(under)}	3.2		5.0	V
Undervoltage restart	T _i =-40+25°C: T _j =+150°C:	V _{bb(u rst)}		4.5	5.5 6.0	V
Undervoltage restart of charge see diagram page 14	pump $T_j = -40+25$ °C: $T_j = 150$ °C:	V _{bb(ucp)}		4.7	6.5 7.0	V
Undervoltage hysteresis ΔVbb(under) = Vbb(u rst) - Vbb(unde	r)	$\Delta V_{bb(under)}$		0.5		V
Overvoltage shutdown		V _{bb(over)}	34		43	V
Overvoltage restart		V _{bb(o rst)}	33			V
Overvoltage hysteresis		$\Delta V_{bb(over)}$		1		V
Overvoltage protection ⁷⁾ Ibb=40 mA	T _j =-40: T _j =+25+150°C:	V _{bb(AZ)}	41 43	 47	 52	V
Standby current ⁸⁾	T _j =-40°C25°C:	I _{bb(off)}		8	30	μΑ
$V_{IN} = 0$; see diagram page 10	$T_j = 150$ °C:			24	50	
Leakage output current (includ	ed in I _{bb(off)})	I _{L(off)}	1		20	μ A
Operating current 9), V _{IN} = 5V,						
$I_{GND} = I_{GND1} + I_{GND2},$	one channel on: two channels on:	I _{GND}		1.2 2.4	3 6	mA
Protection Functions						
Current limit, (see timing diagrams	s, page 13)					
	T _i =-40°C:	I _{L(lim)}	48	56	65	Α
	T _j =25°C:	, ,	40	50	58	
	T _j =+150°C:		31	37	45	
Repetitive short circuit current	limit,					
$T_j = T_{jt}$	each channel	I _{L(SCr)}		24		Α
tv	wo parallel channels			24		
(see timing diagrams, page 13)						
Initial short circuit shutdown tin	ne T _{j,start} =25°C:	t _{off(SC)}		4.0		ms
(see timir	ng diagrams on page 13)					

 $^{^{6)}}$ At supply voltage increase up to $V_{bb}\!=$ 4.7 V typ without charge pump, $V_{OUT}\approx\!V_{bb}$ - 2 V

Supply voltages higher than $V_{bb(AZ)}$ require an external current limit for the GND and status pins (a 150 Ω resistor in the GND connection is recommended). See also $V_{ON(CL)}$ in table of protection functions and circuit diagram page 10.

⁸⁾ Measured with load; for the whole device; all channels off

⁹⁾ Add I_{ST} , if $I_{ST} > 0$



Parameter and Conditions, each of the two channels	Symbol	Values			Unit
at $T_j = -40+150$ °C, $V_{bb} = 12$ V unless otherwise specified		min	typ	max	
Output clamp (inductive load switch off) ¹⁰⁾ at $V_{ON(CL)} = V_{bb} - V_{OUT}$, $I_{L} = 40 \text{ mA}$ $T_{j} = -40 ^{\circ}\text{C}$: $T_{i} = 25 ^{\circ}\text{C}150 ^{\circ}\text{C}$:	V _{ON(CL)}	41 43	 47	 52	V
Thermal overload trip temperature	T _{jt}	150			°C
Thermal hysteresis	⊿T _{it}		10		K

Reverse Battery

Reverse battery voltage 11)	-V _{bb}	 	32	V
Drain-source diode voltage (V _{out} > V _{bb}) I _L = -4.0 A, T _j = +150°C	-V _{ON}	 600		mV

Diagnostic Characteristics

Current sense ratio ¹²⁾ , st						
VIS = 05 V, Vbb(on) = 6.5						
kILIS = IL / IIS	$T_j = -40^{\circ}C$, $I_L = 5 A$:	kılıs	4350	4800	5800	
	T_{j} = -40°C, I_{L} = 0.5 A:		3100	4800	7800	
1	T_j = 25+150°C, I_L = 5 A: T_j = 25+150°C, I_L = 0.5 A:		4350 3800	4800 4800	5350 6300	
Current sense output vo	Itage limitation					
T _j = -40+150°C	I S = 0, $IL = 5$ A:	$V_{IS(lim)}$	5.4	6.1	6.9	V
Current sense leakage/c	ffset current					
Tj = -40+150°C	VIN=0, $VIS=0$, $IL=0$:	I _{IS(LL)}	0		1	μA
	$V_{IN}=5 V$, $V_{IS}=0$, $I_L=0$:	I _{IS(LH)}	0		15	•
VIN=5 V, VIS	= 0, VOUT = 0 (short circuit)	I _{IS(SH)}	0		10	
(IIS(SH) not tested, specified by design)						
Current sense settling time to I _{IS static} ±10% after positive input slope, I _L = 0 5 A (not tested, specified by design)		t _{son(IS)}			300	μs

¹⁰⁾ If channels are connected in parallel, output clamp is usually accomplished by the channel with the lowest Von(CL)

Requires a 150 Ω resistor in GND connection. The reverse load current through the intrinsic drain-source diode has to be limited by the connected load. Power dissipation is higher compared to normal operating conditions due to the voltage drop across the drain-source diode. The temperature protection is not active during reverse current operation! Input and Status currents have to be limited (see max. ratings page 3 and circuit page 10).

This range for the current sense ratio refers to all devices. The accuracy of the k_{ILIS} can be raised at least by a factor of two by matching the value of k_{ILIS} for every single device.
In the case of current limitation the sense current I_{IS} is zero and the diagnostic feedback potential V_{ST} is High. See figure 2c, page 13.

 $^{^{13)}\,}$ Valid if $V_{bb(u\;rst)}$ was exceeded before.



Parameter and Conditions, each of the two channels	Symbol	Values			Unit
at $T_j = -40+150$ °C, $V_{bb} = 12$ V unless otherwise specified		min	typ	max	
Current sense settling time to 10% of I_{IS} static after negative input slope, $I_{L} = 5$ 0 A (not tested, specified by design)	t _{soff(IS)}		30	100	μs
Current sense rise time (60% to 90%) after change of load current I _L = 2.5 — 5 A (not tested, specified by design)	t _{slc(IS)}		10		μs
Open load detection voltage ¹⁴) (off-condition)	V _{OUT(OL)}	2	3	4	V
Internal output pull down (pin 16,17,18,19 to 2 resp. 12,13,14,15 to 6), VOUT=5 V	Ro	5	15	40	kΩ

Input and Status Feedback¹⁵⁾

R _I	3.0	4.5	7.0	kΩ
$V_{IN(T+)}$			3.5	V
$V_{IN(T-)}$	1.5			V
$\Delta V_{IN(T)}$		0.5		V
I _{IN(off)}	1		50	μΑ
I _{IN(on)}	20	50	90	μΑ
t _{d(ST OL3)}		400		μs
t _{don(ST)}		13		μs
t _{doff(ST)}		1		μs
V _{ST(high)}	5.4	6.1	6.9	V
V _{ST(low)}	 		0.4 0.7	
I _{ST(high)}			2	μΑ
	$\begin{array}{c} V_{IN(T+)} \\ V_{IN(T-)} \\ \Delta \ V_{IN(T)} \\ I_{IN(off)} \\ I_{IN(on)} \\ t_{d(ST\ OL3)} \\ \\ \\ t_{don(ST)} \\ \\ V_{ST(high)} \\ V_{ST(low)} \\ \\ \\ \end{array}$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

External pull up resistor required for open load detection in off state.
 If ground resistors R_{GND} are used, add the voltage drop across these resistors.



Truth Table

	Input 1	Output 1	Status 1	Current Sense 1
	Input 2	Output 2	Status 2	Current Sense 2
	level	level	level	IIS
Normal	L	L	Н	0
operation	Н	Н	L	nominal
Current-	L	L	Н	0
limitation	Н	Н	Н	0
Short circuit to	L	L	Н	0
GND	Н	L ¹⁶)	Н	0
Over-	L	L	Н	0
temperature	Н	L	Н	0
Short circuit to	L	Н	L ¹⁷⁾	0
V_{bb}	Н	Н	L	<nominal <sup="">18)</nominal>
Open load	L	L ¹⁹)	H (L ²⁰⁾)	0
	Н	Н	`L ´	0
Undervoltage	L	L	Н	0
	Н	L	<u>L</u>	0
Overvoltage	L	L	Н	0
	Н	L	L	0
Negative output voltage clamp	L	L	Н	0

L = "Low" Level

X = don't care

Z = high impedance, potential depends on external circuit

H = "High" Level Status signal after the time delay shown in the diagrams (see fig 5. page 14) Parallel switching of channel 1 and 2 is possible by connecting the inputs and outputs in parallel. The status outputs ST1 and ST2 have to be configured as a 'Wired OR' function with a single pull-up resistor. The current sense outputs IS1 and IS2 have to be connected with a single pull-down resistor.

Infineon technologies Page 8 2002-Sep-30

The voltage drop over the power transistor is V_{bb} - V_{OUT} > 3V typ. Under this condition the sense current I_{IS} is zero

An external short of output to V_{bb} , in the off state, causes an internal current from output to ground. If R_{GND} is used, an offset voltage at the GND and ST pins will occur and the $V_{ST low}$ signal may be errorious.


Low ohmic short to V_{bb} may reduce the output current I_L and therefore also the sense current I_{IS} .

¹⁹⁾ Power Transistor off, high impedance

 $^{^{20)}}$ with external resistor between $V_{_{RR}}$ and OUT



Terms




Leadframe (V_{bb}) is connected to pin 1,10,11,20

External R_{GND} optional; two resistors R_{GND1} , R_{GND2} = 150 Ω or a single resistor R_{GND} = 75 Ω for reverse battery protection up to the max. operating voltage.




Input circuit (ESD protection), IN1 or IN2




The use of ESD zener diodes as voltage clamp at DC conditions is not recommended.

Status output, ST1 or ST2




ESD-Zener diode: 6.1 V typ., max 5.0 mA; $R_{ST(ON)}$ < 375 Ω at 1.6 mA. The use of ESD zener diodes as voltage clamp at DC conditions is not recommended.

Current sense output, IS1 or IS2



ESD-Zener diode: 6.1 V typ., max 14 mA; R_{IS} = 1 k Ω nominal


Inductive and overvoltage output clamp, OUT1 or OUT2



VON clamped to VON(CL) = 47 V typ.

Overvoltage and reverse batt. Protection

For each channel




 $V_{Z1}=6.1$ V typ., $V_{Z2}=47$ V typ., $R_{GND}=150$ Ω, $R_{ST}=15k\Omega$, $R_{I}=4.5k\Omega$ typ., $R_{IS}=1k\Omega$, $R_{V}=15k\Omega$, In case of reverse battery the current has to be limited by the load. Temperature protection is not active

Open-load detection OUT1 or OUT2


OFF-state diagnostic condition:

 $V_{OUT} > 3 \text{ V typ.}$; IN low






GND disconnect, each channel



Any kind of load. In case of IN=high is $V_{OUT} \approx V_{IN} - V_{IN(T+)}$. Due to $V_{GND} > 0$, no $V_{ST} = low$ signal available.


GND disconnect with GND pull up

each channel



Any kind of load. If $V_{GND} > V_{IN} - V_{IN(T+)}$ device stays off Due to $V_{GND} > 0$, no $V_{ST} = low$ signal available.


V_{bb} disconnect with energized inductive load, each channel



For inductive load currents up to the limits defined by Z_L (max. ratings and diagram on page 11) each switch is protected against loss of V_{bb} .

Consider at your PCB layout that in the case of Vbb disconnection with energized inductive load all the load current flows through the GND connection.

Inductive load switch-off energy dissipation, each channel



Energy stored in load inductance:

$$\mathsf{E}_\mathsf{L} = {}^1/_2 \cdot \mathsf{L} \cdot \mathsf{I}_\mathsf{L}^2$$

While demagnetizing load inductance, the energy dissipated in PROFET is


$$E_{AS} = E_{bb} + E_L - E_R = V_{ON(CL)} \cdot i_L(t) dt$$

with an approximate solution for $R_L > 0 \Omega$:

$$E_{AS} = \frac{I_L \cdot L}{2 \cdot R_L} \left(V_{bb} + |V_{OUT(CL)}| \right) ln \left(1 + \frac{I_L \cdot R_L}{|V_{OUT(CL)}|} \right)$$

Maximum allowable load inductance for a single switch off (one channel)⁴⁾

$$L = f(I_L)$$
; T_{i,start} = 150°C, V_{bb} = 12 V, R_L = 0 Ω






Timing diagrams

Both channels are symmetric and consequently the diagrams are valid for channel 1 and channel 2

Figure 1a: Switching a resistive load, change of load current in on-condition:



The sense signal is not valid during settling time after turn or change of load current.

Figure 1b: V_{bb} turn on:




Figure 2a: Switching a resistive load, turn-on/off time and slew rate definition:





Figure 2b: Switching a lamp:



The initial peak current should be limited by the lamp and not by the current limit of the device.



Figure 2c: Switching a lamp with current limit:






Figure 2d: Switching an inductive load




*) if the time constant of load is too large, open-load-status may occur

Figure 3a: Turn on into short circuit: shut down by overtemperature, restart by cooling



Heating up of the chip may require several milliseconds, depending on external conditions

Figure 3b: Turn on into short circuit: shut down by overtemperature, restart by cooling (two parallel switched channels 1 and 2)



ST1 and ST2 have to be configured as a 'Wired OR' function ST1/2 with a single pull-up resistor.



Figure 4a: Overtemperature: Reset if $T_j < T_{jt}$




Figure 5a: Open load: detection (with R_{EXT}), turn on/off to open load




Figure 6a: Undervoltage:





Figure 6b: Undervoltage restart of charge pump



charge pump starts at $V_{bb(ucp)} = 4.7 \text{ V typ.}$



Figure 7a: Overvoltage:





Figure 8a: Current sense versus load current²¹::



This range for the current sense ratio refers to all devices. The accuracy of the $k_{\text{\tiny LLIS}}$ can be raised at least by a factor of two by matching the value of $k_{\text{\tiny LLIS}}$ for every single device.

Figure 8b: Current sense ratio:





Figure 9a: Output voltage drop versus load current:






Package and Ordering Code

Standard: P-DSO-20-12 (Power SO 20)

Sales Code	BTS 840
Ordering Code	tbd

All dimensions in millimetres



1) Does not include plastic or metal protrusion of 0.15 max, per side

Published by Siemens AG, Bereich Bauelemente, Vertrieb, Produkt-Information, Balanstraße 73, D-81541 München Siemens AG 2002. All Rights Reserved

As far as patents or other rights of third parties are concerned, liability is only assumed for components per se, not for applications, processes and circuits implemented within components or assemblies. The information describes a type of component and shall not be considered as warranted characteristics. The characteristics for which SIEMENS grants a warranty will only be specified in the purchase contract. Terms of delivery and rights to change design reserved. For questions on technology, delivery and prices please contact the Offices of Semiconductor Group in Germany or the Siemens Companies and Representatives woldwide (see address list). Due to technical requirements components may contain dangerous substances. For information on the type in question please contact your nearest Siemens Office, Semiconductor Group. Siemens AG is an approved CECC manufacturer.

Packing: Please use the recycling operators known to you. We can also help you - get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport. For packing material that is returned to us unsorted or which we are not obliged to accept we shall have to invoice you for any costs incurred.

Components used in life-support devices or systems must be expressly authorised for such purpose! Critical components²²⁾ of the Semiconductor Group of Siemens AG, may only be used in life supporting devices or systems²³⁾ with the express written approval of the Semiconductor Group of Siemens AG.

A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.

Life support devices or systems are intended (a) to be implanted in the human body or (b) support and/or maintain and sustain and/or protect human life. If they fail, it is reasonably to assume that the health of the user or other persons may be endangered.