



OPA445

For most current data sheet and other product information, visit www.burr-brown.com

High Voltage FET-Input OPERATIONAL AMPLIFIER

FEATURES

- WIDE-POWER SUPPLY RANGE: ±10V to ±45V
- HIGH SLEW RATE: 15V/µs
- LOW INPUT BIAS CURRENT: 10pA
- STANDARD-PINOUT TO-99, DIP, AND SURFACE-MOUNT PACKAGES

DESCRIPTION

The OPA445 is a monolithic operational amplifier capable of operation from power supplies up to ±45V and output currents of 15mA. It is useful in a wide variety of applications requiring high output voltage or large common-mode voltage swings.


The OPA445's high slew rate provides wide powerbandwidth response, which is often required for highvoltage applications. FET input circuitry allows the use of high-impedance feedback networks, thus mini-


APPLICATIONS

- TEST EQUIPMENT
- HIGH-VOLTAGE REGULATORS
- POWER AMPLIFIERS
- DATA ACQUISITION
- SIGNAL CONDITIONING
- AUDIO
- PIEZO DRIVERS

mizing their output loading effects. Laser trimming of the input circuitry yields low input offset voltage and drift.

The OPA445 is available in standard pin-out TO-99, DIP-8, and SO-8 surface-mount packages. It is fully specified from -25°C to +85°C and operates from -55°C to +125°C. A SPICE macromodel is available for design analysis.





International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111

Twx: 910-952-1111 • Internet: http://www.burr-brown.com/ • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

At T_A = +25°C, V_S = ± 40 V, and R_L = 5k Ω , unless otherwise specified.

Boldface limits apply over the specified temperature range, $T_A = -25^{\circ}C$ to +85°C. $V_S = \pm 40V$.

		OPA445BM		OPA445AP, AU				
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
OFFSET VOLTAGE Input Offset Voltage Vos vs Temperature Vos/dT vs Power Supply PSRR	$V_{CM} = 0$, $I_{O} = 0$ $T_{A} = -25^{\circ}C$ to +85°C $V_{S} = \pm 10V$ to $\pm 45V$		±1 ± 10 4	±3		±1.5 * *	±5 *	mV μV/°C μV/V
INPUT BIAS CURRENT(1) Input Bias Current I _B Over Specified Temperature Range Input Offset Current I _{OS} Over Specified Temperature Range	$V_{CM} = 0V$ $V_{CM} = 0V$		±10 ±4	±50 ± 10 ±20 ± 5		*	±100 ± 20 ±40 ± 10	pA nA pA nA
			15 6			* *		nV/√ <u>Hz</u> fA/√Hz
INPUT VOLTAGE RANGE Common-Mode Voltage Range V _{CM} Common-Mode Rejection CMRR Over Specified Temperature Range	$V_{S} = \pm 40V$ $V_{CM} = -35V \text{ to } +35V$	(V–)+5 80 80	95	(V+)-5	* * *	*	*	V dB dB
INPUT IMPEDANCE Differential Common-Mode			10 ¹³ 1 10 ¹⁴ 3			* *		Ω pF Ω pF
OPEN-LOOP GAIN, DC Open-Loop Voltage Gain A _{OL} Over Specified Temperature Range	$V_{O} = -35V \text{ to } +35V$	100 97	110		* *	*		dB dB
FREQUENCY RESPONSE Gain Bandwidth Product GBW Slew Rate SR Full Power Bandwidth Rise Time Overshoot Total Harmonic Distortion + Noise THD+N	$V_{O} = 70 \text{Vp-p}$ $V_{O} = 70 \text{Vp-p}$ $V_{O} = \pm 200 \text{mV}$ $G = +1, Z_{L} = 5 \text{k}\Omega \parallel 50 \text{pF}$ $f = 1 \text{kHz}, V_{O} = 3.5 \text{Vrms}, G = 1$ $f = 1 \text{kHz}, V_{O} = 10 \text{Vrms}, G = 1$	5 23	2 15 70 100 35 0.0002 0.00008		*	* * * * * * *		MHz V/μs kHz ns % %
OUTPUT Voltage Output Over Specified Temperature Range Current Output Output Resistance, Open Loop Short Circuit Current Capacitive Load Drive Vo Vo So Co Co Co Co Co Co Co Co C	V _O = ±28V dc	(V-)+5 (V-)+5 ±15	220 ±26 Typical Cu	(V+)-5 (V+)-5	* * *	* * *	*	V V mA Ω
POWER SUPPLY Specified Operating Range V _S Operating Voltage Range Quiescent Current I _Q	I _O = 0	±10	±40 ±4.2	±45 ±4.7	*	*	*	V V mA
TEMPERATURE RANGE Specification Range Operating Range Storage Range Thermal Resistance TO-99 8-Pin DIP SO-8 Surface-Mount		-25 -55 -65	200	+85 +125 +125	* * -55	100 150	* * +125	°C/W °C/W °C/W °C/W

^{*} Specifications same as OPA445BM.

NOTE: (1) High-speed test at $T_J = +25^{\circ}C$. (2) See "Small-Signal Overshoot vs Load Capacitance" in the Typical Performance Curves section.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



ABSOLUTE MAXIMUM RATINGS(1)

Power Supply	±50V
Differential Input Voltage	<u>±</u> 80V
Input Voltage Range	±V _S -3V
Storage Temperature Range: M	–65°C to +150°C
P, U	55°C to +125°C
Operating Temperature Range	55°C to +125°C
Lead Temperature (soldering, 10s)	+300°C
Output Short-Circuit to Ground (T _J < +125°C)	Continuous
Junction Temperature: M	175°C
P,U	150°C

NOTE: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability.

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


PACKAGE/ORDERING INFORMATION


PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER ⁽¹⁾	TRANSPORT MEDIA
OPA445AP	8-Pin DIP	006	−25°C to +85°C	OPA445AP	OPA445AP	Rails
OPA445AU	SO-8 Surface-Mount	182	–25°C to +85°C	OPA445AU	OPA445AU	Rails
OPA445AU	"	"	"	"	OPA445AU/2K5	Tape and Reel
OPA445BM	8-Pin TO-99	001	–25°C to +85°C	OPA445BM	OPA445BM	Rails


NOTE: (1) Products followed by a slash (/) are only available in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of "OPA445AU/2K5" will get a single 2500 piece Tape and Reel.


TYPICAL PERFORMANCE CURVES





















TYPICAL PERFORMANCE CURVES (Cont.)



















TYPICAL PERFORMANCE CURVES (Cont.)





















TYPICAL PERFORMANCE CURVES (Cont.)











APPLICATION INFORMATION

Figure 1 shows the OPA445 connected as a basic non-inverting amplifier. The OPA445 can be used in virtually any op amp configuration.

Power supply terminals should be bypassed with $0.1\mu F$ capacitors, or greater, near the power supply pins. Be sure that the capacitors are appropriately rated for the power supply voltage used.




FIGURE 1. Offset Voltage Trim.

POWER SUPPLIES

The OPA445 may be operated from power supplies up to ± 45 V or a total of 90V with excellent performance. Most behavior remains unchanged throughout the full operating voltage range. Parameters which vary significantly with operating voltage are shown in the typical performance curves.

Some applications do not require equal positive and negative output voltage swing. Power supply voltages do not need to be equal. The OPA445 can operate with as little as 20V between the supplies and with up to 90V between the supplies. For example, the positive supply could be set to 80V with the negative supply at –10V, or vice-versa.

OFFSET VOLTAGE TRIM

The OPA445 provides offset voltage trim connections on pins 1 and 5. Offset voltage can be adjusted by connecting a potentiometer as shown in Figure 2. This adjustment should be used only to null the offset of the op amp, not to adjust system offset or offset produced by the signal source. Nulling system offset could degrade the offset voltage drift behavior of the op amp. While it is not possible to predict the exact change in drift, the effect is usually small.

SAFE OPERATING AREA

Stress on the output transistors is determined both by the output current and by the output voltage across the conducting output transistors, $V_S - V_O$. The power dissipated by the




FIGURE 2. Offset Voltage Trim.

output transistor is equal to the product of the output current and the voltage across the conducting transistor, $V_S - V_O$. The Safe Operating Area (SOA curve, Figures 3, 4, and 5) shows the permissible range of voltage and current. The curves shown represent devices soldered to a circuit board with no heat sink. Increasing printed circuit trace area or the use of a heat sink (TO-99 package) can significantly reduce thermal resistance (θ), resulting in increased output current for a given output voltage (see "Heat Sink" text).

The safe output current decreases as $V_S - V_O$ increases. Output short-circuits are a very demanding case for SOA. A short-circuit to ground forces the full power supply voltage (V+ or V–) across the conducting transistor and produces a typical output current of 25mA. With ± 40 V power supplies, this creates an internal dissipation of 1W. This exceeds the maximum rating and is not recommended. If operation in this region is unavoidable, a heat sink is required. For further insight on SOA, consult Application Bulletin AB-039.




FIGURE 3. 8-Pin DIP Safe Operating Area.






FIGURE 4. SO-8 Safe Operating Area.




FIGURE 5. TO-99 Safe Operating Area.

POWER DISSIPATION

Power dissipation depends on power supply, signal, and load conditions. For dc signals, power dissipation is equal to the product of the output current times the voltage across the conducting output transistor, $P_D = I_L \ (V_S - V_O)$. Power dissipation can be minimized by using the lowest possible power supply voltage necessary to assure the required output voltage swing.

For resistive loads, the maximum power dissipation occurs at a dc output voltage of one-half the power supply voltage. Dissipation with ac signals is lower. Application Bulletin AB-039 explains how to calculate or measure dissipation with unusual loads or signals.

The OPA445 can supply output currents of 15mA and larger. This would present no problem for a standard op amp operating from ±15V supplies. With high supply voltages, however, internal power dissipation of the op amp can be quite large. Operation from a single power supply (or unbalanced power supplies) can produce even larger power dissipation since a large voltage is impressed across the conducting output transistor. Applications with large power dissipation may require a heat sink.

HEAT SINKING

Power dissipated in the OPA445 will cause the junction temperature to rise. For reliable operation junction temperature should be limited to 125°C, maximum (150°C for TO-99 package). Some applications will require a heat sink to assure that the maximum operating junction temperature is not exceeded. In addition, the junction temperature should be kept as low as possible for increased reliability. Junction temperature can be determined according to the following equation:

$$T_{J} = T_{A} + P_{D} \theta_{JA}$$

Package thermal resistance, $\theta_{\rm JA}$, is affected by mounting techniques and environments. Poor air circulation and use of sockets can significantly increase thermal resistance. Best thermal performance is achieved by soldering the op amp into a circuit board with wide printed circuit traces to allow greater conduction through the op amp leads. Simple clip-on heat sinks (such as Thermalloy 2257) can reduce the thermal resistance of the TO-99 metal package by as much as 50°C/W . For additional information on determining heat sink requirements, consult Applications Bulletin AB-038.

CAPACITIVE LOADS

The dynamic characteristics of the OPA445 have been optimized for commonly encountered gains, loads, and operating conditions. The combination of low closed-loop gain and capacitive load will decrease the phase margin and may lead to gain peaking or oscillations. Figure 6 shows a circuit which preserves phase margin with capacitive load. The circuit does not suffer a voltage drop due to load current, however, input impedance is reduced at high frequencies. Consult Application Bulletin AB-028 for details of analysis techniques and application circuits.




FIGURE 6. Driving Large Capacitive Loads.

INCREASING OUTPUT CURRENT

In those applications where the 15mA of output current is not sufficient to drive the required load, output current can be increased by connecting two or more OPA445s in parallel as shown in Figure 7. Amplifier A1 is the "master" amplifier and may be configured in virtually an op amp circuit. Amplifier A2, the "slave", is configured as a unity gain buffer. Alternatively, external output transistors can be used to boost output current. The circuit in Figure 8 is capable of supplying output currents up to 1A.

INPUT PROTECTION

The inputs of conventional FET-input op amps should be protected against destructive currents that can flow when input FET gate-to-substrate isolation diodes are forward-biased. This can occur if the input voltage exceeds the power supplies or there is an input voltage with $V_S = 0V$. Protection is easily accomplished with a resistor in series with the input. Care should be taken because the resistance in series with the input capacitance may affect stability. Many input signals are inherently current-limited, therefore, a limiting resistor may not be required.




FIGURE 7. Parallel Amplifiers Increase Output Current Capability.





FIGURE 8. External Output Transistors Boost Output Current up to 1 Amp.

TYPICAL APPLICATIONS



Protects DAC During Slewing

+60V

0.1μF

OPA445

V_O = 0 to +50V at 10mA

FIGURE 9. Voltage-to-Current Converter.

FIGURE 10. Programmable Voltage Source.




FIGURE 11. Bridge Circuit Doubles Voltage for Piezo Crystals.





3-Oct-2003 www.ti.com

PACKAGING INFORMATION

ORDERABLE DEVICE	STATUS(1)	PACKAGE TYPE	PACKAGE DRAWING	PINS	PACKAGE QTY
OPA445AP	ACTIVE	PDIP	Р	8	50
OPA445AU	ACTIVE	SOIC	D	8	100
OPA445AU/2K5	ACTIVE	SOIC	D	8	2500
OPA445BM	NRND	TO/SOT	LMC	8	20

(1) The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs. **LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated