# Data sheet acquired from Harris Semiconductor SCHS034C – Revised October 2003

# CMOS Presettable Up/Down Counter

Binary or BCD-Decade

High-Voltage Types (20-Volt Rating)

■ CD4029B consists of a four-stage binary or BCD-decade up/down counter with provisions for look-ahead carry in both counting modes. The inputs consist of a single CLOCK, CARRY-IN (CLOCK EN-ABLE), BINARY/DECADE, UP/DOWN, PRE-SET ENABLE, and four individual JAM signals. Q1, Q2, Q3, Q4 and a CARRY OUT signal are provided as outputs.


A high PRESET ENABLE signal allows information on the JAM INPUTS to preset the counter to any state asynchronously with the clock. A low on each JAM line, when the PRESET-ENABLE signal is high, resets the counter to its zero count. The counter is advanced one count at the positive transition of the clock when the CARRY-IN and PRE-SET ENABLE signals are low. Advancement is inhibited when the CARRY-IN or PRESET ENABLE signals are high. The CARRY-OUT signal is normally high and goes low when the counter reaches its maximum count in the UP mode or the minimum count in the DOWN mode provided the CARRY-IN signal is low. The CARRY-IN signal in the low state can thus be considered a CLOCK ENABLE. The CARRY-IN terminal must be connected to  $\mathsf{V}_{SS}$  when not in use.

Binary counting is accomplished when the BINARY/DECADE input is high; the counter counts in the decade mode when the BI-NARY/DECADE input is low. The counter counts up when the UP/DOWN input is high, and down when the UP/DOWN input is low. Multiple packages can be connected in either a parallel-clocking or a rippleclocking arrangement as shown in Fig. 17.

Parallel clocking provides synchronous control and hence faster response from all counting outputs. Ripple-clocking allows for longer clock input rise and fall times.

The CD4029B-series types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

#### CD4029B Terminal Diagram




#### Features:

- Medium-speed operation . . . 8 MHz (typ.)
- $@ C_L = 50 \text{ pF} \text{ and } V_{DD} V_{SS} = 10 \text{ V}$
- Multi-package parallel clocking for synchronous high speed output response or ripple clocking for slow clock input rise and fall times
- "Preset Enable" and individual "Jam" inputs provided
- Binary or decade up/down counting
- BCD outputs in decade mode
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output characteristics
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25<sup>o</sup>C
- Noise margin (over full package-temperature range)
  - 1 V at V<sub>DD</sub> = 5 V
  - 2 V at V<sub>DD</sub> = 10 V
  - 2.5 V at VDD = 15 V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

#### Applications:

- Programmable binary and decade
- counting/frequency synthesizers-BCD output Analog to digital and digital to
- analog conversion
- Up/Down binary counting
- Magnitude and sign generation
- Up/Down decade counting
- Difference counting




CD4029B Types

CHARACTERISTIC		V <sub>DD</sub>	LIMITS		UNITS
	(V)	Min.	Max.		
Supply-Voltage Ran Temperature Rang		3	18	v	
Setup Time t <sub>SU</sub> :		5	200	_	
Carry-In		10	70	-	
ourry m		15	60		
		5	340		
U/D or B/D		10	140	- 1	
		15	100	-	ns
	· · · · · · · · · · · · · · · · · · ·	5	180	-	
Clock Pulse Width, t	tw .	10	90	-	
		15	60	-	
n na statu i		5	130	-	1
Preset Enable Pulse	10	70	-		
		15	50	-	
		5	_	2	
<b>Clock Input Freque</b>	ncy, fCL	10	-	4	MHz
	15	-	5.5		
		5	-		
Clock Rise and Fall	10	-	15	μs	
	15	-			

**RECOMMENDED OPERATING CONDITIONS at**  $T_A = 25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (V <sub>DD</sub> )
Voltages referenced to V <sub>SS</sub> Terminal)
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For T <sub>A</sub> = -55°C to +100°C
For T <sub>A</sub> = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW
For T <sub>A</sub> = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW
For T <sub>A</sub> = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
For T <sub>A</sub> = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
For T <sub>A</sub> = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)



characteristics.

....Minimum output high (source) current

Fig. 4

HOH OUTPUT


9255-2452192

3


COMMERCIAL CMOS HIGH VOLTAGE ICs

STATIC	ELECTRICAL	CHARACTERISTICS
017110		OTHANAOTETHOUTOU

CHARAC- TERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						U N I T	
	V <sub>0</sub> (V)	V <sub>IN</sub>	V <sub>DD</sub>	-55	-40	+85	+125	Min.	+25 Typ.	Max.	S
	_	0,5	5	5	5	150	150		0.04	5	
Quiescent Device Current, I <sub>DD</sub> Max.	_	0,10	10	10	10	300	300	_	0.04	10	
		0,15	15	20	20	600	600	_	0.04	20	μA
		0,20	20	100	100	3000	3000	_	0.08	100	
	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1		-
Output Low (Sink) Current		0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	_	mA
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8		
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	· -	
Output High (Source) Current, IOH Min.	2.5	0,5	5	-2	-1.8	-1.3	1.15	-1.6	-3.2	-	
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	
	13.5	0,15	15	-4.2	-4	-2.8	- 2.4	-3.4	-6.8	-	
Output Voltage:	_	0,5	5	0.05				_	0	0.05	
Low-Level,	-	0,10	10	0.05				_	0	0.05	
VOL Max.		0,15	15	0.05				-	0	0.05	
Output		0,5	5	4.95 4.95 5					5		
Voltage: High-Level,		0,10	10	9.95				9.95	10	-	]
Hign-Level, V <sub>OH</sub> Min.	-	0,15	15		14.	14.95	15	-	1		
Input Low Voltage V <sub>IL</sub> Max.	0.5,4.5	-	5	1.5 –						1.5	
	1,9	_	10	3						3	
	1.5,13.5		15	4 –					_	4	۱v
Input High Voltage, V <sub>IH</sub> Min.	0.5,4.5	_	5	3.5 3.5 -					_		
	1,9	-	10	7 7 –				_	-	]	
	1.5,13.5		15			11		11	-		
Input Current I <sub>IN</sub> Max.	-	0,18	18	±0.1 ±0.1 ±1 ±1			_	±10-5	±0.1	μ٨	



ر. ور ایر ایک ور








Fig. 9 — Logic diagram (cont'd).




Fig. 11 – Conversion of clock up, clock down input signals to clock and up/down input signals.

The CD4029B CLOCK and UP/DOWN inputs are used directly in most applications. In applications where CLOCK UP and CLOCK DOWN inputs are provided, conversion to the CD4029B CLOCK and UP/DOWN inputs can easily be realized by use of the circuit in Fig. 11.

CD4029B changes count on positive transitions of CLOCK UP or CLOCK DOWN inputs. For the gate configuration shown below, when counting up the CLOCK DOWN input must be maintained high and conversely when counting down the CLOCK UP input must be maintained high.




Fig. 12 - Timing diagram-decade mode.

# DYNAMIC ELECTRICAL CHARACTERISTICS at T\_A = 25°C, input t\_r, t\_f = 20 ns, C\_L = 50 pF, R\_L = 200 k\Omega

CHARACTERISTIC	TEST CO	LIMITS			UNITS	
		V <sub>DD</sub> (V)		Min. Typ.		
Clocked Operation			•	•		
Propagation Delay Time: tPHL, tPLH		5	-	250	500	
Q Output		10	-	120	240	
		15		90	180	]
		5	-	280	560	
Carry Output		10	-	130	260	
		15	-	95	190	ns
		5	-	100	200	
Transition Time: tTHL, tTLH		10	-	50	100	
Q Outputs, Carry Output		15	-	40	80	
		5	-	90	180	
Minimum Clock Pulse Width, tw		10	-	45	90	
		15	-	30	60	
		5	_	_	15	
Clock Rise & Fall Time, trCL, trCL **		10	-	-	15	μs
		15			15	
Minimum Cont		5	_	170	340	
Minimum Setup Times, tS <sup>*</sup> B/D or U/D		10	-	70	140	ns
B/D of 0/D		15	-	50	100	
		5	2	4		MHz
Maximum Clock Input Frequency, fCL		10	4	8	-	
		15	5.5	11	-	
Input Capacitance, C <sub>IN</sub>	Any Input	t	-	5	7.5	pF
Preset Enable						
	Ī	5	· _	235	470	
Propagation Delay Time: tpHL, tpLH		10	-	100	200	
Q Outputs		15	-	80	160	
		5		320	640	
Carry Output		10		145	290	
	ľ	15		105	210	ns
	ŀ	5		65	130	115
Minimum Preset Enable Pulse Width, tw	ŀ	10		35	70	
		15	-	25	50	
Minimum Prove Crackly D		5	_	100	200	
Minimum Preset Enable Removal	ŀ	10	-	55	110	
Time, <sup>t</sup> rem <sup>*</sup>	1	15	-	40	80	
Carry Input						
Propagation Delay Time: tpHL, tpLH		5	-	170	340	
Carry Output	ľ	10	-	70	140	ns
		15	-	50	100	
Min. HOLD Time	ľ	5	-	25	50	ns
tu*** Carry In	ľ	10	-	15	30	ł
	ľ	15	-	12	25	•
Min Set-Up Time	ľ	5	_	100	200	ns
te*** Carry in	ł	10	_	35	70	
· · · · · · · · · · · · · · · · · · ·	ł	15	_	30	60	1




Fig. 13 - Power dissipation test circuit.




Fig. 14 – Quiescent-device current test circuit.




Fig. 15 - Input voltage test circuit.





Fig. 16 - Input current test circuit.


\* From Up/Down, Binary/Decode, Carry In, or Preset Enable Control Inputs to Clock Edge.

\*\*\* From Up/Down, Binary/Decode, Carry In, or Freet Ensure Control inputs to Clock Edge.
\*\* If more than one unit is cascaded in the parallel clocked application, t<sub>y</sub>CL should be made less than or equal to the sum of the fixed propagation delay at 15 pF and the transition time of the carry output driving stage for the estimated capacitive load. This measurement wat made with a decoupling capacitor (>1 µF) between V<sub>DD</sub> and V<sub>SS</sub>.





\* CARRY OUT lines at the 2nd, 3rd, etc., stages may have a negative-going glitch pulse resulting from differential delays of different CD4029B tC's. These negativegoing glitches do not affect proper CD4029B operation. However, if the CARRY OUT signals are used to trigger other edge-sensitive logic devices, such as FF's or counters, the CARRY OUT signals should be gated with the clock signal using a 2-input OR gate such as CD4071B.



**Ripple Clocking Mode:** 

The Up/Down control can be changed at any count. The only restriction on changing the Up/Down control is that the clock input to the first counting stage must be high. For cascading counters operating in a fixed up-count or down-count mode, the OR gates are not required between stages, and  $\overline{CO}$  is connected directly to the CL input of the next stage with  $\overline{CI}$  grounded.




Fig. 17 - Cascading counter packages.

Chip dimensions and pad layout for CD4029B

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \text{ inch})$ .

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

MPDI002C - JANUARY 1995 - REVISED DECEMBER 20002

## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

/д.

- B. This drawing is subject to change without notice.
- /C Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).
  - The 20 pin end lead shoulder width is a vendor option, either half or full width.




## **MECHANICAL DATA**

MSOI002B - JANUARY 1995 - REVISED SEPTEMBER 2001

#### PLASTIC SMALL-OUTLINE PACKAGE

## D (R-PDSO-G\*\*) 8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012



## MECHANICAL DATA

## PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## **MECHANICAL DATA**

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

# PW (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated