BURR - BROWN®
BB

DAC4814

Quad 12-Bit Digital-to-Analog Converter
(Serial Interface)

FEATURES

- **COMPLETE QUAD DAC —**
  INCLUDES INTERNAL REFERENCES AND
  OUTPUT AMPLIFIERS
- **GUARANTEED SPECIFICATIONS**
  OVER TEMPERATURE
- **GUARANTEED MONOTONIC OVER**
  TEMPERATURE
- **HIGH-SPEED SERIAL INTERFACE**
  (10MHz CLOCK)
- **LOW POWER: 600mW (150mW/DAC)**
- **LOW GAIN DRIFT: 5ppm/°C**
- **LOW NONLINEARITY: ±1/2 LSB max**
- **UNIPOLAR OR BIPOLAR OUTPUT**
- **CLEAR/RESET TO UNIPOLAR OR**
  BIPOLAR ZERO

DESCRIPTION

The DAC4814 is one in a family of dual and quad 12-bit digital-to-analog converters. Serial, 8-bit, 12-bit interfaces are available.

The DAC4814 is complete. It contains CMOS logic, switches, a high-performance buried-zener reference, and low-noise bipolar output amplifiers. No external components are required for either unipolar 0 to 10V, 0 to –10V, or bipolar ±10V output ranges.

The DAC4814 has a high-speed serial interface capable of being clocked at 10MHz. Serial data are clocked DAC D MSB first into a 48-bit shift register, then strobed into each DAC separately or simultaneously as required. The DAC has an asynchronous clear control for reset to unipolar or bipolar zero depending on the mode selected. This feature is useful for power-on reset or system calibration. The DAC4814 is packaged in a 28-pin plastic DIP rated for the –40°C to +85°C extended industrial temperature range.

High-stability laser-trimmed thin film resistors assure high reliability and true 12-bit integral and differential linearity over the full specified temperature range.

DAC4814 functional block diagram. Pins: +V_L 28, +V_S 15, –V_S 7, AGND 12, DGND 17; 10V Ref; A_5 with 10kΩ resistors to 4 +V_{REF} Out, 3 Inv In, 11 Inv Out; 10 V_{REF} In; DAC A, A_1, 20kΩ, 6 BPO A, 2 V_{OUT} A; DAC B, A_2, 20kΩ, 5 BPO B, 1 V_{OUT} B; DAC C, A_3, 20kΩ, 9 BPO C, 14 V_{OUT} C; DAC D, A_4, 20kΩ, 8 BPO D, 13 V_{OUT} D; Logic; Serial Data and Control In; Serial Data Out 18.

PDS-1111B

SPECIFICATIONS, Guaranteed over T_A = −40°C to +85°C unless otherwise specified.

ELECTRICAL

Specifications as shown for V_S = ±12V or ±15V, V_L = +5V, and R_L = 2kΩ unless otherwise noted.

PARAMETER	CONDITIONS	DAC4814AP MIN	DAC4814AP TYP	DAC4814AP MAX	DAC4814BP MIN	DAC4814BP TYP	DAC4814BP MAX	UNITS
DIGITAL INPUTS								
Resolution		12			*			Bits
V_{IH} (Input High Voltage)		+2		+5	*		*	V
V_{IL} (Input Low Voltage)		0		+0.8	*		*	V
I_{IN} (Input Current)	T_A = 25°C			±1			*	μA
	T_A = −40°C to +85°C			±10			*	μA
C_{IN} (Input Capacitance)			0.8			*		pF
DIGITAL OUTPUT								
Data Out V_{OL}	I_{SINK} = 1.6mA	0		+0.4	*		*	V
V_{OH}	I_{SOURCE} = 500μA	+2.4		+5	*		*	V
ACCURACY								
Integral, Relative Linearity[1]				±1			±1/2	LSB
Differential Nonlinearity[2]	T_A = 25°C			±1			*	LSB
	T_A = −40°C to +85°C		+1.5/−1				±1	LSB
Unipolar Offset Error	T_A = +25°C			±1			±0.5	mV
	T_A = −40°C to +85°C			±3			*	mV
Bipolar Zero Error				±20			±10	mV
Gain Error Unipolar, Bipolar	With Internal or External 10.0V Ref			±0.2			±0.15	%
Power Supply Sensitivity[3]	V_S = ±11.4V to ±18V			30			*	ppmFSR/V
	V_L = +4.5V to +5.5V							
TEMPERATURE DRIFT								
Gain Drift Unipolar, Bipolar			±5	±30		*	±20	ppm/°C
Unipolar Offset Drift			±0.1	±5		*	*	ppmFSR/°C
Bipolar Zero Drift			±5	±15		*	±8	ppmFSR/°C
REFERENCE OUTPUT								
Output Voltage		+9.980	+10	+10.020	+9.985	*	+10.015	V
Reference Drift			±2	±30		*	±20	ppm/°C
Output Current	T_A = 25°C	+10/−5			*			mA
	T_A = −40°C to +85°C	+6.5/−5			*			mA
Max Load Capacitance (For Stability)			500			*		pF
Short Circuit Current			±20			*		mA
Load Regulation				40			*	ppm/mA
(ΔV_{OUT} vs ΔI_{LOAD})								
Supply Regulation				±5			*	ppm/V
(ΔV_{OUT} vs ΔV_S)								
INVERTER								
−10V Reference[4], Inverter Output		−10.020	−10	−9.980	−10.015	*	−9.985	V
−10V Reference Drift				±30			±20	ppm/°C
DC Output Impedance			0.1			*		Ω
Output Current		±7			*			mA
Max Load Capacitance (For Stability)			200			*		pF
Short Circuit Current			±30			*		mA
REFERENCE INPUT								
Reference Input Resistance		1.75	2.5		*	*		kΩ
Inverter Input Resistance		7	10		*	*		kΩ
BPO Input Resistance		14	20		*	*		kΩ
Reference Input Range				±10			*	V
ANALOG SIGNAL OUTPUTS								
Voltage Range		$-V_S$ + 1.4		$+V_S$ − 1.4	*		*	V
DC Output Impedance			0.1			*		Ω
Output Current		±5			*			mA
Max Load Capacitance (For Stability)	V_{OUT}		500			*		pF
Short Circuit Current			±30			*		mA
DYNAMIC PERFORMANCE[5]	C_L = 100pF							
Unipolar Mode Settling Time	To 1/2 LSB of Full Scale		2.5	10		*	*	μs
Bipolar Mode Settling Time	To 1/2 LSB of Full Scale		3.5	10		*	*	μs
Slew Rate			10			*		V/μs
Small-Signal Bandwidth			3			*		MHz
ANALOG GROUND CURRENT								
(Code Dependent)			±4			*		mA
DIGITAL CROSSTALK	Full Scale Transition		3			*		nV-s
	C_L= 100pF							
D/A GLITCH IMPULSE			30			*		nV-s

SPECIFICATIONS (CONT), Guaranteed over T_A = –40°C to +85°C unless otherwise specified.

ELECTRICAL

Specifications as shown for V_S = ±12V or ±15V, V_L = +5V, and R_L = 2kΩ unless otherwise noted.

PARAMETER	CONDITIONS	DAC4814AP			DAC4814BP			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
POWER SUPPLY								
+V_S and –V_S		±11.4	±15	±18	*	*	*	V
+V_L		4.5	5	5.5	*	*	*	V
+I_S			+20	+24		*	*	mA
–I_S			–20	–25.5		*	*	mA
+I_L	Digital Inputs = 0V or +V_L		0.4	2		*	*	mA
+I_L	Digital Inputs = V_{IL} or V_{IH}			10		*	*	mA
Total Power, All DACs			600	753		*	*	mW
TEMPERATURE RANGE								
Specified		–40		+85	*		*	°C
Operating		–40		+85	*		*	°C
Thermal Resistance, θ_{JA}			75			*		°C/W

NOTES: (1) End point linearity. (2) Guaranteed monotonic. (3) Change in bipolar full scale output. Includes voltage output DAC, voltage reference, and reference inverter. (4) Inverter output with inverter input connected to +V_{REF}. (5) Guaranteed to but not tested.

ABSOLUTE MAXIMUM RATINGS

+V_L to AGND .... 0V, +7V
+V_L to DGND .... 0V, +7V
+V_S to AGND .... 0V, +18V
–V_S to AGND 0V,–18V
AGND to DGND .... ±0.3V
Any digital input to DGND .... –0.3V, +V_L +0.3V
Ref In to AGND .... ±25V
Ref In to DGND .... ±25V
Storage Temperature Range .... –55°C to +125°C
Operating Temperature Range .... –40°C to +85°C
Lead Temperature (soldering, 10s) .... +300°C
Junction Temperature .... +155°C
Output Short Circuit .... Continuous to common or ±V_S
Reference Short Circuit .... Continuous to common or +V_S

⚠ ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

PACKAGE INFORMATION

MODEL	PACKAGE	PACKAGE DRAWING NUMBER[1]
DAC4814AP	28-Pin Plastic DBL Wide DIP	215
DAC4814BP	28-Pin Plastic DBL Wide DIP	215

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

DAC4814

BURR - BROWN®
BB

PIN DESIGNATIONS

PIN	DESCRIPTOR	FUNCTION	PIN	DESCRIPTOR	FUNCTION
1	V_{OUT} B	Analog output voltage, DAC B	28	$+V_L$	Positive logic power supply, +5V input
2	V_{OUT} A	Analog output voltage, DAC A	27	$\overline{LATCH\ A}$	Latch data update, logic input, DAC A
3	Inv In	Inverter (A_5) input	26	$\overline{LATCH\ B}$	Latch data update, logic input, DAC B
4	$+V_{REF}$ Out	Positive reference voltage output (+10V output)	25	MODE	Selection input for unipolar or bipolar reset to zero
5	BPO B	Biplolar offset input, DAC B	24	$\overline{CLR}$	Asynchronous input reset to zero
6	BPO A	Bipolar offset input, DAC A	23	$\overline{CS}$	Chip select enable, DAC A, B, C, and D
7	$-V_S$	Negative analog power supply , −15V input	22	Data In	Serial data input
8	BPO D	Bipolar offset input, DAC D	21	$\overline{LATCH\ C}$	Latch data update, logic input, DAC C
9	BPO C	Bipolar offset input, DAC C	20	$\overline{LATCH\ D}$	Latch data update, logic input, DAC D
10	V_{REF} In	± Reference voltage input	19	$\overline{CLK}$	Clock input
11	Inv Out	Inverter (A_5) output	18	Data Out	Serial data output
12	AGND	Analog common	17	DGND	Digital common
13	V_{OUT} D	Analog output voltage, DAC D	16	NC	No internal connection
14	V_{OUT} C	Analog output voltage, DAC C	15	$+V_S$	Positive analog power supply, +15V input

PIN CONFIGURATION

TOP VIEW

DAC4814

V_{OUT} B	1		28	$+V_L$
V_{OUT} A	2		27	$\overline{LATCH\ A}$
Inv In	3		26	$\overline{LATCH\ B}$
$+V_{REF}$ Out	4		25	MODE
BPO B	5		24	$\overline{CLR}$
BPO A	6		23	$\overline{CS}$
$-V_S$	7		22	Data In
BPO D	8		21	$\overline{LATCH\ C}$
BPO C	9		20	$\overline{LATCH\ D}$
V_{REF} In	10		19	$\overline{CLK}$
Inv Out	11		18	Data Out
AGND	12		17	DGND
V_{OUT} D	13		16	NC
V_{OUT} C	14		15	$+V_S$

NC = No Internal Connection

TYPICAL PERFORMANCE CURVES

T_A = +25°C, V_S = ±12V or ±15V, V_L = +5V unless otherwise noted.

PSRR vs FREQUENCY (Bipolar Mode)

NOISE vs BANDWIDTH (Bipolar Mode)

TYPICAL PERFORMANCE CURVES (CONT)

$T_A = +25°C$, $V_S = ±12V$ or $±15V$, $V_L = +5V$ unless otherwise noted.

CHANGE OF GAIN, BIPOLAR OFFSET AND ZERO ERROR
vs TEMPERATURE

POWER SUPPLY CURRENT vs TEMPERATURE

OUTPUT VOLTAGE SWING vs RESISTOR LOAD

CROSSTALK (Bipolar Mode)

NOTE: Crosstalk is dominated by digital crosstalk/
feedthrough of the $\overline{LATCH}$ signal.

FULL-SCALE OUTPUT SWING
BIPOLAR (20V Step)

FULL-SCALE OUTPUT SWING
UNIPOLAR (10V Step)

DAC4814

BURR - BROWN®
BB

TYPICAL PERFORMANCE CURVES (CONT)

$T_A = +25°C$, $V_S = \pm12V$ or $\pm15V$, $V_L = +5V$ unless otherwise noted.

SETTLING TIME
BIPOLAR (–10V to +10V)

SETTLING TIME
BIPOLAR (+10V to –10V Step)

SETTLING TIME
UNIPOLAR (+10V to 0V STEP)

SETTLING TIME
UNIPOLAR (0V to +10V Step)

MAJOR CARRY GLITCH

NOTE: Data transition 800_{HEX} to $7FF_{HEX}$.

DIGITAL FEEDTHROUGH

DAC output noise due to activity on digital inputs
with latch disabled.

TIMING CHARACTERISTICS

$V_S = \pm 15V$, $V_L = +5V$, $T_A = -40°C$ to $+85°C$.

PARAMETER	MINIMUM
t_1—Data Setup Time	15ns
t_2—Data Hold Time	15ns
t_3—Chip Select to $\overline{CLK}$, Latch, Data Setup Time	15ns
t_4—Chip Select to $\overline{CLK}$, Latch, Data Hold Time	40ns
t_5—$\overline{CLK}$ Pulse Width	40ns
t_6—Clear Pulse Width	40ns
t_7—Latch Pulse Width	40ns
t_8—$\overline{CLK}$ Edge to $\overline{LATCH\ A}$, $\overline{LATCH\ B}$, $\overline{LATCH\ C}$, or $\overline{LATCH\ D}$	15ns

NOTES: (1) All input signal rise and fall times are measured from 10% to 90% of +5V • $t_R = t_F = 5ns$.
(2) Timing measurement reference level is $\dfrac{V_{IH} + V_{IL}}{2}$.

INTERFACE LOGIC TRUTH TABLE

MODE	CLR	CLK	$\overline{CS}$	LATCH A	LATCH B	LATCH C	LATCH D	FUNCTION
X	1	↓	0	X	X	X	X	Data clocked in
X	1	X	1	X	X	X	X	No data transfer
X	1	X	0	0	1	1	1	DAC A register updated
X	1	X	0	1	0	1	1	DAC B register updated
X	1	X	0	1	1	0	1	DAC C register updated
X	1	X	0	1	1	1	0	DAC D register updated
X	1	X	0	0	0	0	0	All DAC registers updated simultaneously
0	0	X	X	X	X	X	X	All registers cleared
1	0	X	X	X	X	X	X	Shift registers cleared = 000_{HEX}, DAC registers = 800_{HEX}

Note: X = Don't Care.   ↓ = Falling edge triggered.

DAC4814

BURR - BROWN®
BB

FUNCTIONAL BLOCK DIAGRAM, DAC4814 — Quad 12-bit DAC, Serial Port

DISCUSSION OF SPECIFICATIONS

INPUT CODES

All digital inputs of the DAC4814 are TTL and 5V CMOS compatible. Input codes for the DAC4814 are either USB (Unipolar Straight Binary) or BOB (Bipolar Offset Binary) depending on the mode of operation. See Figure 3 for ±10V bipolar connection. See Figures 4 and 5 for 0 to 10V and 0 to –10V unipolar connections.

UNIPOLAR AND BIPOLAR OUTPUTS FOR SELECTED INPUT

DIGITAL INPUT	UNIPOLAR (USB)	BIPOLAR (BOB)
FFF_{HEX}	+Full scale	+Full scale
800_{HEX}	+1/2 Full scale	Zero
$7FF_{HEX}$	+1/2 Full scale – 1 LSB	Zero – 1 LSB
000_{HEX}	Zero	–Full scale

INTEGRAL OR RELATIVE LINEARITY

This term, also known as end point linearity, describes the transfer function of analog output to digital input code. Integral linearity error is the deviation of the analog output versus code transfer function from a straight line drawn through the end points.

DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the deviation from an ideal 1 LSB change in the output voltage when the input code changes by 1 LSB. A differential nonlinearity specification of ±1 LSB maximum guarantees monotonicity.

UNIPOLAR OFFSET ERROR

The output voltage for code 000_{HEX} when the DAC is in unipolar mode of operation.

BIPOLAR ZERO ERROR

The output voltage for code 800_{HEX} when the DAC is in the bipolar mode of operation.

GAIN ERROR

The deviation of the output voltage span ($V_{MAX} - V_{MIN}$) from the ideal span of 10V – 1 LSB (unipolar mode) or 20V – 1 LSB (bipolar mode). The gain error is specified with and without the internal +10V reference error included.

OUTPUT SETTLING TIME

The time required for the output voltage to settle within a percentage-of-full-scale error band for a full scale transition. Settling to ±0.012% (1/2 LSB) is specified for the DAC4814.

DIGITAL-TO-ANALOG GLITCH

Ideally, the DAC output would make a clean step change in response to an input code change. In reality, glitches occur during the transition. See Typical Performance Curves.

DIGITAL CROSSTALK

Digital crosstalk is the glitch impulse measured at the output of one DAC due to a full scale transition on the other DAC—see Typical Performance Curves. It is dominated by digital coupling. Also, the integrated area of the glitch pulse is specified in nV–s. See table of electrical specifications.

DIGITAL FEEDTHROUGH

Digital feedthrough is the noise at a DAC output due to activity on the digital inputs—see Typical Performance Curves.

OPERATION

DACs can be updated simultaneously or independently as required. Data are transferred on falling clock edges into a 48-bit shift register. DAC D MSB is loaded first. Data are transferred to the DAC registers when the $\overline{LATCH}$ signals are brought low. The data are latched when the $\overline{LATCH}$ signals are brought high. All $\overline{LATCH}$ signals may be tied together to allow simultaneous update of the DACs if required. The output of the DAC shift register is provided to allow cascading of several DACS on the same bit stream. By using separate signals for $\overline{LATCH A}$, $\overline{LATCH B}$, $\overline{LATCH C}$, and $\overline{LATCH D}$ it is possible to update one of the four DACs every 12 clock cycles.

When $\overline{CLR}$ is brought low, the input shift registers are cleared to 000_{HEX} while the DAC registers = 800_{HEX}. If $\overline{LATCH}$ is brought low after $\overline{CLR}$, the DACs are updated with 000_{HEX} resulting in –10V (bipolar) or 0V (unipolar) on the output.

CIRCUIT DESCRIPTION

Each of the four DACs in the DAC4814 consists of a CMOS logic section, a CMOS DAC cell, and an output amplifier. One buried-zener +10.0V reference and a reference inverter (for a –10.0V reference) are shared by all DACs.

Figure 1 is a simplified circuit for a DAC cell. An R, 2R ladder network is driven by a voltage reference at V_{REF}. Current from the ladder is switched either to I_{OUT} or AGND by 12 single-pole double-throw CMOS switches. This maintains constant current in each leg of the ladder regardless of digital input code. This makes the resistance at V_{REF} constant (it can be driven by either a voltage or current reference). The reference can be either positive or negative polarity with a range of up to ±10V.


FIGURE 1. Simplified Circuit Diagram of DAC Cell.

DAC4814

CMOS switches included in series with the ladder terminating resistor and the feedback resistor, R_{FB}, compensate for the temperature drift of the ladder switch ON resistance.

The output op amps are connected as transimpedance amplifiers to convert the DAC-cell output current into an output voltage. They have been specially designed and compensated for precision and fast settling in this application.

POWER SUPPLY CONNECTIONS

The DAC4814 is specified for operation with power supplies of $V_L = +5V$ and $V_S = $ either ±12V or ±15V. Even with the V_S supplies at ±11.4V the DACs can swing a full ±10V. Power supply decoupling capacitors (1µF tantalum) should be located close to the DAC power supply connections.

Separate digital and analog ground pins are provided to permit separate current returns. They should be connected together at one point. Proper layout of the two current returns will prevent digital logic switching currents from degrading the analog output signal. The analog ground current is code dependent so the impedance to the system

reference ground must be kept to a minimum. Connect DACs as shown in Figure 2 or use a ground plane to keep ground impedance less than 0.1Ω for less than 0.1LSB error.

–10V REFERENCE

An internal inverting amplifier (Gain = –1.0V/V) is provided to invert the +10V reference. Connect $+V_{REF}$ Out to Inv In for a –10V reference at Inv Out.

OUTPUT RANGE CONNECTIONS

±10V Output Range

For a ±10V bipolar output connect the DAC4814 as shown in Figure 3. Connect the MODE to logic high (+5V) for reset to bipolar zero. With MODE connected low (GND) reset will be to –Full-Scale.

0 To +10V Output Range

For 0 to +10V unipolar outputs connect the DAC4814 as shown in Figure 4. Connect the MODE to logic low (GND) for reset to unipolar zero.


FIGURE 2. Recommended Ground Connections for Multiple DAC Packages.

FIGURE 3. Analog Connections for ±10V DAC Output.

FIGURE 4. Analog Connections for 0 to +10V DAC Output.

0 To –10V Output Range

For 0 to –10V unipolar outputs connect the DAC4814 as shown in Figure 5. Connect the MODE to logic low (GND) for reset to unipolar zero.

CONNECTION TO DIGITAL BUS

Cascaded Bus Connection

Multiple DAC4814s can be connected to the same $\overline{CLK}$ and DATA input lines in two ways. Since the output of the DAC shift register is available, any number of DAC4814s can be

cascaded on the same input bit stream as shown in Figure 6. This arrangement allows all DACs in the system to be updated simultaneously and requires a minimum number of control signal inputs. However, up to 48N $\overline{CLK}$ cycles may be required to update any given DAC, where N = number of DAC4814s.

Parallel Bus Connection

Several DAC4814s can also have their DATA inputs connected in parallel as shown in Figure 7. This allows any DAC in the system to be updated in a maximum of 48 $\overline{CLK}$ cycles.

DAC4814

FIGURE 5. Analog Connections for 0 to –10V DAC Output.

FIGURE 6. Cascaded Serial Bus Connection for Multiple DAC Packages.

FIGURE 7. Parallel Bus Connection for Multiple DAC Packages.

PACKAGING INFORMATION

ORDERABLE DEVICE	STATUS(1)	PACKAGE TYPE	PACKAGE DRAWING	PINS	PACKAGE QTY
DAC4814AP	OBSOLETE	PDIP	NTD	28	
DAC4814BP	OBSOLETE	PDIP	NTD	28	

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		**Applications**	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated