MAX14783E

High-Speed 3.3V/5V RS-485/RS-422 Transceiver with ±35kV HBM ESD Protection

General Description

The MAX14783E is a 3.3V/5V ESD-protected transceiver intended for half-duplex RS-485/RS-422 communication up to 42Mbps. The device is optimized for high speeds over extended cable runs while maximizing tolerance to noise.

The MAX14783E integrated protection features include short-circuit-protected outputs, hot-swap functionality, and a true fail-safe receiver, guaranteeing a logic-high receiver output when inputs are shorted or open. Hot-swap capability eliminates undesired transitions on the bus during power-up or hot insertion.

The transceiver draws 1.9mA (typ) supply current when unloaded or when fully loaded with the drivers disabled and draws less than 10μ A (max) of supply current in low-power shutdown mode.

The MAX14783E is available in 8-pin μ MAX, 8-pin SO, and small, 8-pin (3mm x 3mm) TDFN-EP packages. The device in the TDFN-EP package operates over the -40°C to +125°C temperature range. The MAX14783E in the μ MAX and SO packages operates over the -40°C to +85°C and -40°C to +125°C temperature ranges.

Applications

- Motion Controllers
- Field Bus Networks
- Encoder Interfaces
- Backplane Busses

Benefits and Features

- Integrated Protection Increases Robustness
 - · High ESD Protection
 - ±35kV HBM ESD
 - ±20kV Air Gap IEC 61000-4-2 ESD
 - ±12kV IEC 61000-4-2 Contact ESD
 - Short-Circuit Protected Outputs
 - · True Fail-Safe Receiver
 - Hot-Swap Capability
- 3V to 5.5V Supply Voltage Range
- High-Speed Data Rates up to 42Mbps
- -40°C to +125°C Operating Temperature
- Allows Up to 32 Transceivers on the Bus
- Low 10μA (max) Shutdown Current
- Saves Board Space
 - Available in 8-pin μMAX, SO, and TDFN-EP Packages

Ordering Information/Selector Guide

PART	SUPPLY RANGE	DATA RATE (MAX)	TEMP RANGE	PIN-PACKAGE	
MAX14783EEUA+	3.0V to 5.5V	30Mbps	-40°C to +85°C	8 μMAX	
MAX14783EESA+	3.0V to 5.5V	40Mbps	-40°C to +85°C	8 SO	
MAX14783EATA+	3.0V to 5.5V	42Mbps	-40°C to +125°C	8 TDFN-EP*	
MAX14783EASA+	3.0V to 3.6V	42Mbps	40°C to 1125°C	8 SO	
WAX 14763EASA+	3.0V to 5.5V	16Mbps	-40°C to +125°C	8 50	
MAX14783EAUA+	3.0V to 3.6V 42Mbps		0MAV		
IVIAA 14703EAUA+	3.0V to 5.5V	6Mbps	-40°C to +125°C	8 μMAX	

⁺Denotes lead(Pb)-free/RoHS-compliant package.



^{*}EP = Exposed paddle.

Absolute Maximum Ratings

(Voltages referenced to GND.)		Junction Temperature	+150°C
V _{CC}		Storage Temperature Range6	5°C to +150°C
RO	0.3V to (V _{CC} + 0.3V)	Continuous Power Dissipation $(T_A = +70^{\circ}C)$	
RE, DE, DI	0.3V to +6.0V	μMAX (derate at 4.8mW/°C above +70°C)	387mW
A, B (V _{CC} ≥ 3.6V)	8.0V to +13.0V	SO (derate at 7.6mW/°C above +70°C)	606mW
A, B (V _{CC} < 3.6V)	9.0V to +13.0V	TDFN-EP (derate at 24.4mW/°C above +70°C))1951mW
Short-Circuit Duration (RO, A, B) to G	SNDContinuous	Lead Temperature (soldering, 10s)	+300°C
Operating Temperature Range		Soldering Temperature (reflow)	+260°C
MAX14783EE			
MAX14783EA	40°C to +125°C		

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Thermal Characteristics (Note 1)

Junction-to-Case Thermal Resistance (θ_{JC})		Junction-to-Ambient Thermal Resistance (θ _{JA})		
8-pin µMAX	42°C/W	8-pin µMAX	206°C/W	
8-pin SO	38°C/W	8-pin SO	132°C/W	
8-pin TDFN-EP	8°C/W	8-pin TDFN-EP	41°C/W	

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

 $(V_{CC} = +3.0 \text{V to } +5.5 \text{V}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise specified. Typical values are at } V_{CC} = +5 \text{V and } T_A = +25 ^{\circ}\text{C.}) \text{ (Notes 2, 3)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY						
Supply Voltage	Vcc		3.0		5.5	V
Supply Current	Icc	$DE = V_{CC}$, $\overline{RE} = GND$, no load		1.9	4	mA
Shutdown Supply Current	ISHDN	DE = GND, \overline{RE} = V_{CC}			10	μA
DRIVER						
		V_{CC} = 4.5V, R_L = 54Ω, Figure 1	2.1			
Differential Driver Output	V _{OD}	V_{CC} = 3V, R_L = 100 Ω , Figure 1	2.0			V
		V_{CC} = 3V, R_L = 54 Ω , Figure 1	1.5			
Change in Magnitude of Differential Output Voltage	ΔV _{OD}	R_L = 54Ω or 100Ω, Figure 1 (Note 4)	-0.2	0	+0.2	V
Driver Common-Mode Output Voltage	Voc	R_L = 54Ω or 100Ω, Figure 1		V _{CC} / 2	3	V
Change in Magnitude of Common- Mode Voltage	ΔV _{OC}	R_L = 54Ω or 100Ω, Figure 1 (Note 4)	-0.2		+0.2	V
Single-Ended Driver Output High	Voн	A or B output, I _{A or B} = -20mA	2.2			V
Single-Ended Driver Output Low	V _{OL}	A or B output, I _{A or B} = 20mA			8.0	V
Differential Output Capacitance	C _{OD}	$DE = \overline{RE} = V_{CC}$, $f = 4MHz$		12		pF
Driver Short-Circuit Output Current	lloozi	0 ≤ V _{OUT} ≤ +12V, output low			250	mA
Driver Short-Circuit Output Current	lostl	$-7V \le V_{OUT} \le V_{CC}$, output high			250	mA

Electrical Characteristics (continued)

 $(V_{CC} = +3.0 \text{V to } +5.5 \text{V}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise specified. Typical values are at } V_{CC} = +5 \text{V} \text{ and } T_A = +25 ^{\circ}\text{C.}) \text{ (Notes 2, 3)}$

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
RECEIVER							
land Comment		DE = GND, V _{CC} = GND	V _{IN} = +12V		400	1000	
Input Current	I _{A, B}	or +5.5V	V _{IN} = -7V	-800	300		μA
Differential Input Capacitance	C _{A, B}	Between A and B, DE = GN	ID, f = 4MHz		12		pF
Receiver Differential Threshold Voltage	V _{TH}	-7V ≤ V _{CM} ≤ +12V		-200	-105	-10	mV
Receiver Input Hysteresis	ΔV _{TH}	V _{CM} = 0V			10		mV
Receiver Input Resistance	R _{IN}	-7V ≤ V _{CM} ≤ +12V		12			kΩ
LOGIC INTERFACE (DI, DE, RE, RO))						
Input Voltage High	V _{IH}	DE, DI, RE		2.0			V
Input Voltage Low	V _{IL}	DE, DI, RE				0.8	V
Input Hysteresis	VHYS	DE, DI, RE			50		mV
Input Current	I _{IN}	DE, DI, RE				±1	μA
Input Impedance on First Transition		DE, RE		1		10	kΩ
RO Output Voltage High	Vohro	\overline{RE} = GND, I _{RO} = -2mA, (V _A - V _B) > 200mV		V _{CC} - 1.5			V
RO Output Voltage Low	Volro	\overline{RE} = GND, I _{RO} = 2mA, (V _A - V _B) < -200mV				0.4	V
Receiver Tri-State Output Current	lozr	$\overline{RE} = V_{CC}, 0 \le V_{RO} \le V_{CC}$				±1	μΑ
Receiver Output Short-Circuit Current	losr	0 ≤ V _{RO} ≤ V _{CC}				±110	mA
PROTECTION							
Thermal Shutdown Threshold	T _{SHDN}	Temperature rising			+160		°C
Thermal Shutdown Hysteresis					15		°C
		IEC 61000-4-2 Air Gap Disc	charge to GND		±20		
ESD Protection on A and B Pins		IEC 61000-4-2 Contact Dis	charge to GND		±12		kV
		Human Body Model			±35		
ESD Protection, All Other Pins		Human Body Model			±2		kV

Switching Characteristics MAX14783E

 $(V_{CC} = +3V \text{ to } +5.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise specified. Typical values are at } V_{CC} = +5V \text{ and } T_A = +25^{\circ}C.)$ (Notes 2, 3, 5)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS	
DRIVER		•						
Dian Burnette Balan	t _{DPLH}	$R_L = 54\Omega$, $C_L = 50pF$, Figures 2 and 3				20	ns	
Driver Propagation Delay	tDPHL					20		
Driver Differential Output Rise or Fall Time	tHL, tLH	$R_L = 54\Omega$, $C_L = 5$ Figures 2 and 3	60pF,			7	ns	
Differential Driver Output Skew tdphh - tdphh	t _{DSKEW}	$R_L = 54\Omega$, $C_L = 5$ Figures 2 and 3 (3	ns	
		MAX14783EATA				42		
		MAX14783EEUA				30		
		MAX14783EESA				40		
Maximum Data Rate	_	MAX14783EAUA	3.0V ≤ V _{CC} ≤ 3.6V			42	Mbps	
			3.0V ≤ V _{CC} ≤ 5.5V			6		
		MAX14783EASA	3.0V ≤ V _{CC} ≤ 3.6V			42		
			3.0V ≤ V _{CC} ≤ 5.5V			16		
Driver Enable to Output High	^t DZH	$R_L = 110\Omega$, $C_L =$ Figures 4 and 5 (30	ns	
Driver Enable to Output Low	[†] DZL	R _L = 110Ω, C _L = 50pF, Figures 4 and 5 (Note 7)				30	ns	
Driver Disable Time from Low	t _{DLZ}	$R_L = 110\Omega$, $C_L = 50pF$, Figures 4 and 5				30	ns	
Driver Disable Time from High	^t DHZ	$R_L = 110\Omega$, $C_L = 50pF$, Figures 4 and 5				30	ns	
Driver Enable from Shutdown to Output High	tDLZ(SHDN)	$R_L = 110\Omega$, $C_L =$ Figures 4 and 5 (6	μs	

Switching Characteristics MAX14783E (continued)

 $(V_{CC} = +3V \text{ to } +5.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise specified.}$ Typical values are at $V_{CC} = +5V \text{ and } T_A = +25^{\circ}C.)$ (Notes 2, 3, 5)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Driver Enable from Shutdown to Output Low	^t DHZ(SHDN)	$R_L = 110\Omega$, $C_L = 15pF$, Figures 4 and 5 (Note 7)			6	μs
Time to Shutdown	tSHDN	(Note 7)	50		800	ns
RECEIVER						
Desciver Proposition Delay	^t RPLH	C = 15nF Figures 6 and 7			25	
Receiver Propagation Delay	tRPHL	C _L = 15pF, Figures 6 and 7			25	ns
Receiver Output Skew	^t RSKEW	C _L = 15pF, Figures 6 and 7 (Note 6)			2	ns
Maximum Data Rate	DR _{MAX}		42			Mbps
Receiver Enable to Output High	^t RZH	$R_L = 1k\Omega$, $C_L = 15pF$, Figure 8 (Note 7)			30	ns
Receiver Enable to Output Low	^t RZL	$R_L = 1k\Omega$, $C_L = 15pF$, Figure 8 (Note 7)			30	ns
Receiver Disable Time from Low	t _{RLZ}	R_L = 1kΩ, C_L = 15pF, Figure 8			30	ns
Receiver Disable Time from High	^t RHZ	R_L = 1kΩ, C_L = 15pF, Figure 8			30	ns
Receiver Enable from Shutdown to Output High	^t RLZ(SHDN)	$R_L = 1k\Omega$, $C_L = 15pF$, Figure 8 (Note 7)			6	μs
Receiver Enable from Shutdown to Output Low	^t RHZ(SHDN)	$R_L = 1k\Omega$, $C_L = 15pF$, Figure 8 (Note 7)			6	μs
Time to Shutdown	^t SHDN	(Note 7)	50		800	ns

- **Note 2:** All devices 100% production tested at $T_A = +25$ °C. Specifications over temperature are guaranteed by design.
- Note 3: All currents into the device are positive; all currents out of the device are negative. All voltages are referenced to ground, unless otherwise noted.
- Note 4: ΔV_{OD} and ΔV_{OC} are the changes in V_{OD} and V_{OC} , respectively, when the DI input changes state.
- Note 5: Capacitive load includes test probe and fixture capacitance.
- Note 6: Guaranteed by design; not production tested.
- **Note 7:** The timing parameter refers to the driver or receiver enable delay, when the device has exited the initial hot-swap protect state and is in normal operating mode.
- Note 8: Shutdown is enabled by driving RE high and DE low. The device is guaranteed to have entered shutdown after t_{SHDN} has elapsed.

Test and Timing Diagrams




Figure 1. Driver DC Test Load




Figure 2. Driver Timing Test Circuit




Figure 3. Driver Propagation Delays




Figure 4. Driver Enable and Disable Times (t_{DZH}, t_{DHZ})




Figure 5. Driver Enable and Disable Times (t_{DZL}, t_{DLZ})




Figure 6. Receiver Propagation Delay Test Circuit




Figure 7. Receiver Propagation Delays





Figure 8. Receiver Enable and Disable Times


Typical Operating Characteristics

(V_{CC} = +5V, T_A = +25°C, unless otherwise specified.)




Typical Operating Characteristics (continued)

 $(V_{CC} = +5V, T_A = +25^{\circ}C, unless otherwise specified.)$



Pin Configuration



Pin Description

PIN	NAME	FUNCTION
1	RO	Receiver Output. See Function Tables.
2	RE	Receiver Output Enable. Drive \overline{RE} low to enable RO. Drive \overline{RE} high to disable the receiver. RO is high impedance when \overline{RE} is high. Drive \overline{RE} high and pull DE low to enter low-power shutdown mode.
3	DE	Driver Output Enable. Drive DE high to enable the driver. Drive DE low to disable the driver. Driver outputs are high-impedance when the driver is disabled. Drive \overline{RE} high and pull DE low to enter low-power shutdown mode.
4	DI	Driver Input. With DE high, a low on DI forces the A output low and the B output high. Similarly, a high on DI forces the A output high and B output low.
5	GND	Ground
6	Α	Noninverting RS-485/RS-422 Receiver Input and Driver Output
7	В	Inverting RS-485/RS-422 Receiver Input and Driver Output
8	V _{CC}	Positive Supply Voltage Input. Bypass V _{CC} with a 0.1µF ceramic capacitor to ground.
_	EP	Exposed Pad (TDFN only). Connect EP to GND.


Function Tables

TRANSMITTING						
	INPUTS			OUTPUTS		
RE	DE	DI	В	Α	MODE	
X	1	1	0	1	Active	
X	1	0	1	0	Active	
0	0	Х	High Im	Driver Disabled		
1	0	X	High Im	Shutdown		

	RECEIVING							
	INPUTS		OUTPUTS	MODE				
RE	DE	A-B	RO	MODE				
0	Х	≥ -10mV	1	Active				
0	Х	≤ -200mV	0	Active				
0	Х	Open/Shorted	1	Active				
1	1	Х	High Impedance	Receiver Disabled				
1	0	X	High Impedance	Shutdown				

X = Don't care

Functional Diagram



Detailed Description

The MAX14783E is a 3.3V/5V ESD-protected RS-485/RS-422 transceiver intended for high-speed, half-duplex communications. Integrated hot-swap functionality eliminates false transitions on the bus during power-up or hot insertion.

The device features fail-safe receiver inputs guaranteeing a logic-high receiver output when inputs are shorted or open. The IC has a 1-unit load receiver input impedance, allowing up to 32 transceivers on the bus.

True Fail Safe

The MAX14783E guarantees a logic-high receiver output when the receiver inputs are shorted or open, or when they are connected to a terminated transmission line with all drivers disabled. If the differential receiver input voltage (A–B) is greater than or equal to -10mV, RO is logic-high.

Driver Single-Ended Operation

The A and B outputs can either be used in the standard differential operating mode, or can be used as single-ended outputs. Since the A and B driver outputs swing rail-to-rail, they can individually be used as standard TTL logic outputs.

Hot-Swap Capability

Hot-Swap Inputs

When circuit boards are inserted in a hot or powered backplane, disturbances on the enable inputs and differential receiver inputs can lead to data errors. Upon initial circuit board insertion, the processor undergoes its power-up sequence. During this period, the processor output drivers are high impedance and are unable to drive the DE and \overline{RE} inputs of the MAX14783E to a defined logic level. Leakage currents up to 10µA from the high-impedance outputs of a controller could cause DE and \overline{RE} to drift to an incorrect logic state. Additionally, parasitic circuit board capacitance could cause coupling of V_{CC} or GND to DE and \overline{RE} . These factors could improperly enable the driver or receiver. The MAX14783E features integrated hot-swap inputs that help to avoid these potential problems.

When V_{CC} rises, an internal pulldown circuit holds DE low and \overline{RE} high. After the initial power-up sequence, the pulldown circuit becomes transparent, resetting the hotswap-tolerable inputs.

Hot-Swap Input Circuitry

The DE and $\overline{\text{RE}}$ enable inputs feature hot-swap capability. At the input, there are two nMOS devices, M1 and M2 (Figure 9). When V_{CC} ramps from 0V, an internal 10 μ s timer turns on M2 and sets the SR latch that also turns




Figure 9. Simplified Structure of the Driver Enable (DE) Pin

on M1. Transistors M2 (a 500 μ A current sink) and M1 (a 100 μ A current sink) pull DE to GND through a 5k Ω (typ) resistor. M2 is designed to pull DE to the disabled state against an external parasitic capacitance up to 100pF that can drive DE high. After 10 μ s, the timer deactivates M2 while M1 remains on, holding DE low against three-state leakages that can drive DE high. M1 remains on until an external source overcomes the required input current. At this time, the SR latch resets and M1 turns off. When M1 turns off, DE reverts to a standard, high-impedance CMOS input. Whenever VCC drops below 1V, the hotswap input is reset.

A complementary circuit employing two pMOS devices pulls $\overline{\text{RE}}$ to V_{CC} .

±35kV ESD Protection

ESD protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. The driver outputs and receiver inputs of the MAX14783E have extra protection against static electricity. The ESD structures withstand high ESD in all states: normal operation, shutdown, and powered down. After an ESD event, the MAX14783E keeps working without latch-up or damage.

ESD protection can be tested in various ways. The transmitter outputs and receiver inputs of the MAX14783E are characterized for protection to the following limits:




Figure 10. Human Body ESD Test Model

- ±35kV HBM
- ±20kV using the Air-Gap Discharge method specified in IEC 61000-4-2
- ±12kV using the Contact Discharge method specified in IEC 61000-4-2

ESD Test Conditions

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

Human Body Model (HBM)

Figure 10 shows the HBM, and Figure 11 shows the current waveform it generates when discharged into a low-impedance state. This model consists of a 100pF capacitor charged to the ESD voltage of interest, which is then discharged into the test device through a $1.5k\Omega$ resistor.

IEC 61000-4-2

The IEC 61000-4-2 standard covers ESD testing and performance of finished equipment. However, it does not specifically refer to integrated circuits. The MAX14783E helps in designing equipment to meet IEC 61000-4-2 without the need for additional ESD protection components.

The major difference between tests done using the HBM and IEC 61000-4-2 is higher peak current in IEC 61000-4-2 because series resistance is lower in the IEC 61000-4-2 model. Hence, the ESD withstand voltage measured to IEC 61000-4-2 is generally lower than that measured using the HBM.




Figure 11. Human Body Current Waveform

Figure 12 shows the IEC 61000-4-2 model, and Figure 13 shows the current waveform for IEC 61000-4-2 ESD Contact Discharge test.

Applications Information

Driver Output Protection

Two mechanisms prevent excessive output current and power dissipation caused by faults or by bus connection. The first, a current limit on the output stage provides immediate protection against short circuits over the whole common-mode voltage range. The second, a thermal-shutdown circuit, forces the driver outputs into a high-impedance state if the die temperature exceeds +160°C (typ).

Low-Power Shutdown Mode

Low-power shutdown mode is initiated by bringing \overline{RE} high and DE low. In shutdown, the devices draw less than $10\mu A$ of supply current.




Figure 12. IEC 61000-4-2 ESD Test Model

 $\overline{\text{RE}}$ and DE can be connected together and driven simultaneously. The MAX14783E is guaranteed not to enter shutdown if $\overline{\text{RE}}$ is high and DE is low for less than 50ns. If the inputs are in this state for at least 800ns (max), the device is guaranteed to enter shutdown.

Typical Applications

The MAX14783E transceiver is designed for bidirectional data communications on multipoint bus transmission lines. Figure 14 shows a typical network application circuit. To minimize reflections, terminate the line at both ends with its characteristic impedance and keep stub lengths off the main line as short as possible.




Figure 13. IEC 61000-4-2 ESD Generator Current Waveform




Figure 14. Typical Half-Duplex RS-485 Network

MAX14783E

High-Speed 3.3V/5V RS-485/RS-422 Transceiver with ±35kV HBM ESD Protection

Chip Information

PROCESS: BICMOS

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
8 µMAX	U8+1	21-0036	90-0092
8 SOIC	S8+4	21-0041	90-0096
8 TDFN-EP	T833+2	21-0137	90-0059

MAX14783E

High-Speed 3.3V/5V RS-485/RS-422 Transceiver with ±35kV HBM ESD Protection

Revision History

REVISION	REVISION	DESCRIPTION	PAGES
NUMBER	DATE		CHANGED
0	6/13	Initial release	_

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.