
SLAS256C - NOVEMBER 1999 - REVISED MARCH 2003

- Low Supply Voltage Range 1.8 V 3.6 V
- Ultralow-Power Consumption:
- Active Mode: 200 μA at 1 MHz, 2.2 V
 Standby Mode: 0.8 μA
 - Off Mode (RAM Retention): 0.1 μA
- Wake-Up From Standby Mode in 6 μs
- 16-Bit RISC Architecture, 125 ns Instruction Cycle Time
- Basic Clock Module Configurations:
 - Various Internal Resistors
 - Single External Resistor
 - 32 kHz Crystal
 - High Frequency Crystal
 - Resonator
 - External Clock Source
- 16-Bit Timer_A With Three Capture/Compare Registers
- Serial Onboard Programming, No External Programming Voltage Needed

- Family Members Include: MSP430F110: 1KB + 128B Flash Memory 128B RAM
 MSP430F112: 4KB + 256B Flash Memory 256B RAM
- Available in a 20-Pin Plastic Small-Outline Wide Body (SOWB) Package and 20-Pin Plastic Thin Shrink Small-Outline Package (TSSOP)
- For Complete Module Descriptions, Refer to the MSP430x1xx Family User's Guide, Literature Number SLAU049



description

The Texas Instruments MSP430 family of ultralow power microcontrollers consist of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low power modes is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that attribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 6µs.

The MSP430F11x series is an ultralow-power mixed signal microcontroller with a built in 16-bit timer and fourteen I/O pins.

Typical applications include sensor systems that capture analog signals, convert them to digital values, and then process the data and display them or transmit them to a host system. Stand alone RF sensor front-end is another area of application.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright @ 1999 – 2003, Texas Instruments Incorporated

SLAS256C - NOVEMBER 1999 - REVISED MARCH 2003

AVAILABLE OPTIONS				
	PACKAGED DEVICES			
TA	PLASTIC 20-PIN SOWB (DW)	PLASTIC 20-PIN TSSOP (PW)		
-40°C to 85°C	MSP430F110IDW MSP430F112IDW	MSP430F110IPW MSP430F112IPW		

functional block diagram



[†] A pulldown resistor of 30 k Ω is needed on F11x devices.



SLAS256C - NOVEMBER 1999 - REVISED MARCH 2003

Terminal Functions

TERMINAL I/O			DECODIDEION
NAME	NO.	0	DESCRIPTION
P1.0/TACLK	13	I/O	General-purpose digital I/O pin/Timer_A, clock signal TACLK input
P1.1/TA0	14	I/O	General-purpose digital I/O pin/Timer_A, capture: CCI0A input, compare: Out0 output
P1.2/TA1	15	I/O	General-purpose digital I/O pin/Timer_A, capture: CCI1A input, compare: Out1 output
P1.3/TA2	16	I/O	General-purpose digital I/O pin/Timer_A, capture: CCI2A input, compare: Out2 output
P1.4/SMCLK/TCK	17	I/O	General-purpose digital I/O pin/SMCLK signal output/test clock, input terminal for device programming and test
P1.5/TA0/TMS	18	I/O	General-purpose digital I/O pin/Timer_A, compare: Out0 output/test mode select, input terminal for device programming and test
P1.6/TA1/TDI	19	I/O	General-purpose digital I/O pin/Timer_A, compare: Out1 output/test data input terminal
P1.7/TA2/TDO/TDI [†]	20	I/O	General-purpose digital I/O pin/Timer_A, compare: Out2 output/test data output terminal or data input during programming
P2.0/ACLK	8	I/O	General-purpose digital I/O pin/ACLK output
P2.1/INCLK	9	I/O	General-purpose digital I/O pin/Timer_A, clock signal at INCLK
P2.2/TA0	10	I/O	General-purpose digital I/O pin/Timer_A, capture: CCI0B input, compare: Out0 output
P2.3/TA1	11	I/O	General-purpose digital I/O pin/Timer_A, capture: CCI1B input, compare: Out1 output
P2.4/TA2	12	I/O	General-purpose digital I/O pin/Timer_A, compare: Out2 output
P2.5/R _{OSC}	3	I/O	General-purpose digital I/O pin/Input for external resistor that defines the DCO nominal frequency
RST/NMI	7	I	Reset or nonmaskable interrupt input
TEST	1	I	Select of test mode for JTAG pins on Port1. Must be tied low with less than 30 k Ω .
V _{CC}	2		Supply voltage
V _{SS}	4		Ground reference
XIN	6	Ι	Input terminal of crystal oscillator
XOUT/TCLK	5	I/O	Output terminal of crystal oscillator or test clock input

[†]TDO or TDI is selected via JTAG instruction.



SLAS256C - NOVEMBER 1999 - REVISED MARCH 2003

short-form description

CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

instruction set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 1 shows examples of the three types of instruction formats; the address modes are listed in Table 2.

Program Counter	PC/R0
Stack Pointer	SP/R1
Status Register	SR/CG1/R2
Constant Generator	CG2/R3
General-Purpose Register	R4
General-Purpose Register	R5
General-Purpose Register	R6
General-Purpose Register	R7
General-Purpose Register	R8
General-Purpose Register	R9
General-Purpose Register	R10
General-Purpose Register	R11
General-Purpose Register	R12
General-Purpose Register	R13
General-Purpose Register	R14
General-Purpose Register	R15

Table 1. Instruction Word Formats

Dual operands, source-destination	e.g. ADD R4,R5	R4 + R5> R5
Single operands, destination only	e.g. CALL R8	PC>(TOS), R8> PC
Relative jump, un/conditional	e.g. JNE	Jump-on-equal bit = 0

ADDRESS MODE	s	D	SYNTAX	EXAMPLE	OPERATION
Register	~	٢	MOV Rs,Rd	MOV R10,R11	R10 —> R11
Indexed	~	7	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	M(2+R5)—> M(6+R6)
Symbolic (PC relative)	\checkmark	7	MOV EDE,TONI		M(EDE) —> M(TONI)
Absolute	~	7	MOV and MEM,and TCDAT		M(MEM) —> M(TCDAT)
Indirect	\checkmark		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	M(R10) —> M(Tab+R6)
Indirect autoincrement	~		MOV @Rn+,Rm	MOV @R10+,R11	M(R10) —> R11 R10 + 2—> R10
Immediate	~		MOV #X,TONI	MOV #45,TONI	#45 —> M(TONI)

NOTE: S = source D = destination



operating modes

The MSP430 has one active mode and five software selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode AM;
 - All clocks are active
- Low-power mode 0 (LPM0);
 - CPU is disabled ACLK and SMCLK remain active. MCLK is disabled
- Low-power mode 1 (LPM1);
 - CPU is disabled
 ACLK and SMCLK remain active. MCLK is disabled
 DCO's dc-generator is disabled if DCO not used in active mode
- Low-power mode 2 (LPM2);
 - CPU is disabled MCLK and SMCLK are disabled DCO's dc-generator remains enabled ACLK remains active
- Low-power mode 3 (LPM3);
 - CPU is disabled MCLK and SMCLK are disabled DCO's dc-generator is disabled ACLK remains active
- Low-power mode 4 (LPM4);
 - CPU is disabled ACLK is disabled MCLK and SMCLK are disabled DCO's dc-generator is disabled Crystal oscillator is stopped



SLAS256C - NOVEMBER 1999 - REVISED MARCH 2003

interrupt vector addresses

The interrupt vectors and the power-up starting address are located in the memory with an address range of 0FFFFh-0FFE0h. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-up, external reset, watchdog	WDTIFG (Note1) KEYV (Note 1)	Reset	0FFFEh	15, highest
NMI, oscillator fault, flash memory access violation	NMIIFG (Notes 1 and 5) OFIFG (Notes 1 and 5) ACCVIFG (Notes 1 and 5)	(non)-maskable, (non)-maskable, (non)-maskable	0FFFCh	14
			0FFFAh	13
			0FFF8h	12
			0FFF6h	11
Watchdog timer	WDTIFG	maskable	0FFF4h	10
Timer_A	TACCR0 CCIFG (Note 2)	maskable	0FFF2h	9
Timer_A	TACCR1 and TACCR2 CCIFGs, TAIFG (Notes 1 and 2)	maskable	0FFF0h	8
			0FFEEh	7
			0FFECh	6
			0FFEAh	5
			0FFE8h	4
I/O Port P2 (eight flags – see Note 3)	P2IFG.0 to P2IFG.7 (Notes 1 and 2)	maskable	0FFE6h	3
I/O Port P1 (eight flags)	P1IFG.0 to P1IFG.7 (Notes 1 and 2)	maskable	0FFE4h	2
			0FFE2h	1
			0FFE0h	0, lowest

NOTES: 1. Multiple source flags

2. Interrupt flags are located in the module

3. There are eight Port P2 interrupt flags, but only six Port P2 I/O pins (P2.0-5) are implemented on the '11x devices.

4. Nonmaskable: neither the individual nor the general interrupt enable bit will disable an interrupt event.

5. (non)-maskable: the individual interrupt enable bit can disable an interrupt event, but the general interrupt enable cannot.




SLAS256C - NOVEMBER 1999 - REVISED MARCH 2003

special function registers

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits that are not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.


interrupt enable 1 and 2





SLAS256C - NOVEMBER 1999 - REVISED MARCH 2003

memory organization



bootstrap loader (BSL)

The MSP430 bootstrap loader (BSL) enables users to program the flash memory or RAM using a UART serial interface. Access to the MSP430 memory via the BSL is protected by user-defined password. For complete description of the features of the BSL and its implementation, see the Application report *Features of the MSP430 Bootstrap Loader*, Literature Number SLAA089.

flash memory


The flash memory can be programmed via the JTAG port, the bootstrap loader, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and two segments of information memory (A and B) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A and B can be erased individually, or as a group with segments 0–n. Segments A and B are also called *information memory*.
- New devices may have some bytes programmed in the information memory (needed for test during manufacturing). The user should perform an erase of the information memory prior to the first use.



SLAS256C - NOVEMBER 1999 - REVISED MARCH 2003

flash memory (continued)



NOTE: All segments not implemented on all devices.



SLAS256C - NOVEMBER 1999 - REVISED MARCH 2003

peripherals

Peripherals are connected to the CPU through data, address, and control busses and can be handled using all instructions.

oscillator and system clock

The clock system is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal digitally-controlled oscillator (DCO) and a high frequency crystal oscillator. The basic clock module is designed to meet the requirements of both low system cost and low-power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 6 μ s. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32768-Hz watch crystal or a high frequency crystal.
- Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

digital I/O

There are two 8-bit I/O ports implemented—ports P1 and P2 (only six P2 I/O signals are available on external pins):

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Edge-selectable interrupt input capability for all the eight bits of port P1 and six bits of port P2.
- Read/write access to port-control registers is supported by all instructions.

NOTE:

Six bits of port P2, P2.0 to P2.5, are available on external pins – but all control and data bits for port P2 are implemented.

watchdog timer

The primary function of the watchdog timer (WDT) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

timer_A3

Timer_A3 is a 16-bit timer/counter with three capture/compare registers. Timer_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.



SLAS256C - NOVEMBER 1999 - REVISED MARCH 2003

peripheral file map

P	ERIPHERALS WITH WORD ACCE	SS	-
Timer_A	Reserved Reserved Reserved Reserved Capture/compare register Capture/compare register Capture/compare register Timer_A register Reserved Reserved Reserved Reserved Capture/compare control Capture/compare control Capture/compare control Timer_A control Timer_A interrupt vector	TACCR2 TACCR1 TACCR0 TAR TACCTL2 TACCTL1 TACCTL0 TACTL TAIV	017Eh 017Ch 017Ah 0178h 0176h 0174h 0172h 0170h 016Eh 016Ch 016Ah 0168h 0166h 0164h 0162h 0160h 012Eh
Flash Memory	Flash control 3	FCTL3	012Ch
	Flash control 2	FCTL2	012Ah
	Flash control 1	FCTL1	0128h
Watchdog	Watchdog/timer control	WDTCTL	0120h
P	ERIPHERALS WITH BYTE ACCES	SS	
Basic Clock	Basic clock sys. control2	BCSCTL2	058h
	Basic clock sys. control1	BCSCTL1	057h
	DCO clock freq. control	DCOCTL	056h
Port P2	Port P2 selection	P2SEL	02Eh
	Port P2 interrupt enable	P2IE	02Dh
	Port P2 interrupt edge select	P2IES	02Ch
	Port P2 interrupt flag	P2IFG	02Bh
	Port P2 direction	P2DIR	02Ah
	Port P2 output	P2OUT	029h
	Port P2 input	P2IN	029h
Port P1	Port P1 selection	P1SEL	026h
	Port P1 interrupt enable	P1IE	025h
	Port P1 interrupt edge select	P1IES	024h
	Port P1 interrupt flag	P1IFG	023h
	Port P1 direction	P1DIR	022h
	Port P1 output	P1OUT	021h
	Port P1 input	P1IN	020h
Special Function	SFR interrupt flag2	IFG2	003h
	SFR interrupt flag1	IFG1	002h
	SFR interrupt enable2	IE2	001h
	SFR interrupt enable1	IE1	000h



SLAS256C - NOVEMBER 1999 - REVISED MARCH 2003

absolute maximum ratings[†]

Voltage applied at V _{CC} to V _{SS}	–0.3 V to 4.1 V
Voltage applied to any pin (referenced to V _{SS})	
Diode current at any device terminal	±2 mA
Storage temperature, T _{stg} (unprogrammed device)	–55°C to 150°C
Storage temperature, T _{stg} (programmed device)	–40°C to 85°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE: All voltages referenced to V_{SS} .

recommended operating conditions

			MIN	NOM MAX	UNITS
Supply voltage during program	n execution, V_{CC} (see Note 1)		1.8	3.6	V
Supply voltage during program	Supply voltage during program/erase flash memory, V _{CC}				
Supply voltage, VSS		0	V		
Operating free-air temperature	-40	85	°C		
	LF mode selected, XTS=0	Watch crystal		32768	Hz
LFXT1 crystal frequency, f _(LFXT1) (see Note 2)	XT1 made calested XTS 1	Ceramic resonator	450	8000	kHz
	XT1 mode selected, XTS=1	Crystal	1000	8000	KEIZ
	V _{CC} = 1.8 V	dc	2	MHz	
Processor frequency f(system) (MCLK signal)	V _{CC} = 2.2 V	dc	5	MHz
		V _{CC} = 3.6 V	dc	8	MHz
Flash timing generator freque	^{ncy, f} (FTG)		257	476	kHz
Cumulative program time, seg	ment write, t _(CPT) (see Note 3)	V _{CC} = 2.7 V/3.6 V		3	ms
Low-level input voltage (TCK, (excluding XIN, XOUT)	V_{CC} = 2.2 V/3 V	V _{SS}	V _{SS} +0.6	V	
High-level input voltage (TCK (excluding XIN, XOUT)	, TMS, TDI, RST /NMI), V _{IH}	V_{CC} = 2.2 V/3 V	0.8V _{CC}	VCC	V
Input levels at XIN, XOUT	VIL(XIN, XOUT)		V _{SS}	0.2×V _{CC}	v
Input levels at XIN, XOOT	VIH(XIN, XOUT)	$V_{CC} = 2.2 \text{ V/3 V}$	0.8×VCC	VCC	v

NOTES: 1. The LFXT1 oscillator in LF-mode requires a resistor of 5.1 M Ω from XOUT to VSS when VCC <2.5 V.

The LFXT1 oscillator in XT1-mode accepts a ceramic resonator or a crystal frequency of 4 MHz at $V_{CC} \ge 2.2$ V.

The LFXT1 oscillator in XT1-mode accepts a ceramic resonator or a crystal frequency of 8 MHz at $V_{CC} \ge 2.8$ V.

2. The LFXT1 oscillator in LF-mode requires a watch crystal.


The LFXT1 oscillator in XT1-mode accepts a ceramic resonator or a crystal.

3. The cumulative program time must not be exceeded during a block-write operation.



SLAS256C - NOVEMBER 1999 - REVISED MARCH 2003

recommended operating conditions (continued)



NOTE: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V_{CC} of 2.7 V.

Figure 1. Frequency vs Supply Voltage



SLAS256C - NOVEMBER 1999 - REVISED MARCH 2003

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

supply current (into V_{CC}) excluding external current

	PARAMETER	TEST CONDITIONS		MIN TYF	MAX	UNIT
		$T_A = -40^{\circ}C + 85^{\circ}C,$ f(MCLK) = f(SMCLK) = 1 MHz,	V _{CC} = 2.2 V	200	250	250 μA
l(AM)	Active mode	f(ACLK) = 32,768 Hz	VCC = 3 V	300	350	μι
(/ (14))		$T_A = -40^{\circ}C + 85^{\circ}C$,	V _{CC} = 2.2 V	1.6	3	μA
		f(MCLK) = f(SMCLK) = f(ACLK) = 4096 Hz	$V_{CC} = 3 V$	3	4.3	μΑ
kopuor	Low-power mode, (LPM0)	T _A = –40°C +85°C, f(MCLK) = 0, f(SMCLK) = 1 MHz,	V _{CC} = 2.2 V	32	45	μA
I(CPUOff)		f(ACLK) = 32,768 Hz	$V_{CC} = 3 V$	55	70	
I(LPM2) Low-power mode, (LPM2)	Low power mede. (LDM2)	$T_{A} = -40^{\circ}C + 85^{\circ}C,$	V _{CC} = 2.2 V	11	14	μA
	Low-power mode, (LPMZ)	f(MCLK) = f(SMCLK) = 0 MHz, f(ACLK) = 32,768 Hz, SCG0 = 0	$V_{CC} = 3 V$	17	22	
	Low-power mode, (LPM3)	$T_A = -40^{\circ}C$		3.0	1.2	μΑ μΑ
		$T_A = 25^{\circ}C$	$V_{CC} = 2.2 V$	0.7	1	
14		$T_A = 85^{\circ}C$		1.6	2.3	
l(LPM3)		$T_A = -40^{\circ}C$		1.8	2.2	
		$T_A = 25^{\circ}C$	$V_{CC} = 3 V$	1.6	1.9	
		$T_A = 85^{\circ}C$	1 1	2.3	3.4	
		$T_A = -40^{\circ}C$ $f_{(MCLK)} = 0 \text{ MHz}$		0.1	0.5	μΑ
l(LPM4)	Low-power mode, (LPM4)	$T_{\Delta} = 25^{\circ}C$ f(SMC(κ) = 0 MHz,	V _{CC} = 2.2 V/3 V	0.1	0.5	
· · ·		$T_A = 85^{\circ}C$ f(ACLK) = 0 Hz, SCG0 = 1		0.8	1.9	

NOTE: All inputs are tied to 0 V or V_{CC}. Outputs do not source or sink any current.

current consumption of active mode versus system frequency, F version

 $I_{AM} = I_{AM[1 MHz]} \times f_{system}$ [MHz]

current consumption of active mode versus supply voltage, F version

 $I_{AM} = I_{AM[3 V]} + 120 \ \mu A/V \times (V_{CC} - 3 V)$

Schmitt-trigger inputs Port 1 to Port P2; P1.0 to P1.7, P2.0 to P2.5

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V	Positive-going input threshold voltage	$V_{CC} = 2.2 V$	1.1	1.3	V
VIT+	Positive-going input the should voltage	V _{CC} = 3 V	1.5	1.8	v
V	Negative-going input threshold voltage	V _{CC} = 2.2 V	0.4	0.9	v
VIT-	Negative-going input threshold voltage	$V_{CC} = 3 V$.90	1.2	
V.		V _{CC} = 2.2 V	0.3	1	v
V _{hys}	Input voltage hysteresis, (V _{IT+} – V _{IT} _)	V _{CC} = 3 V	0.5	1.4	v



SLAS256C - NOVEMBER 1999 - REVISED MARCH 2003

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS		MIN	TYP MAX	UNIT
		I(OHmax) = -1.5 mA	V _{CC} = 2.2 V	See Note 1	V _{CC} -0.25	VCC	
VOH	High-level output voltage	I _(OHmax) = -6 mA	VCC = 2.2 V	See Note 2	V _{CC} -0.6	VCC	V
Г∙Он	Port 1	$I_{(OHmax)} = -1.5 \text{ mA}$	V _{CC} = 3 V	See Note 1	V _{CC} -0.25	V _{CC}	v
		I _(OHmax) = -6 mA	VCC = 3 V	See Note 2	V _{CC} -0.6	V _{CC}	
	High-level output voltage	I(OHmax) = -1 mA	V _{CC} = 2.2 V	See Note 3	V _{CC} -0.25	VCC	
∨он		I(OHmax) = -3.4 mA	VCC = 2.2 V	See Note 3	V _{CC} -0.6	VCC	v
I ^v OH	Port 2	I(OHmax) = -1 mA	V _{CC} = 3 V	See Note 3	V _{CC} -0.25	VCC	v
		I(OHmax) = -3.4 mA	VCC = 3 V	See Note 3	V _{CC} -0.6	VCC	
		I _(OLmax) = 1.5 mA	V _{CC} = 2.2 V	See Note 1	VSS	V _{SS} +0.25	
Voi	Low-level output voltage	I _(OLmax) = 6 mA	VCC = 2.2 V	See Note 2	VSS	V _{SS} +0.6	v
VOL	Port 1 and Port 2	I(OLmax) = 1.5 mA	V _{CC} = 3 V	See Note 1	VSS	V _{SS} +0.25	v
		I _(OLmax) = 6 mA	100-31	See Note 2	V _{SS}	V _{SS} +0.6	

outputs Port 1 to P2; P1.0 to P1.7, P2.0 to P2.5

NOTES: 1. The maximum total current, I_{OHmax} and I_{OLmax}, for all outputs combined, should not exceed ±12 mA to hold the maximum voltage drop specified.

2. The maximum total current, I_{OHmax} and I_{OLmax}, for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop specified.

3. One output loaded at a time.

leakage current

	PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
^l lkg(Px.x)		Port P1: P1.x, $0 \le x \le 7$ (see Notes 1 and 2)	$V_{CC} = 2.2 \text{ V/3 V},$			±50	nA
	High-impedance leakage current	Port P2: P2.x, $0 \le x \le 5$ (see Notes 1 and 2)	$V_{CC} = 2.2 \text{ V/3 V},$			±50	ΠA

NOTES: 1. The leakage current is measured with VSS or VCC applied to the corresponding pin(s), unless otherwise noted.

2. The leakage of the digital port pins is measured individually. The port pin must be selected for input and there must be no optional pullup or pulldown resistor.

inputs Px.x, TAx

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
			2.2 V/3 V	1.5			cycle
t(int)	External interrupt timing	Port P1, P2: P1.x to P2.x, External trigger signal for the interrupt flag, (see Note 1)	2.2 V	62			ns
			3 V	50			115
	Timer_A, capture timing		2.2 V/3 V	1.5			cycle
t(cap)		TA0, TA1, TA2 (see Note 2)	2.2 V	62			ns
			3 V	50			115
f	Timer_A clock frequency		2.2 V			8	MHz
f(TAext)	externally applied to pin	TACLK, INCLK $t(H) = t(L)$	3 V			10	
f(TAL A)	Timer_A clock frequency	SMCLK or ACLK signal selected	2.2 V			8	MHz
^f (TAint)	Timer_A clock frequency	SWOLK OF AGEN Signal Selected	3 V			10	

NOTES: 1. The external signal sets the interrupt flag every time the minimum t_(int) cycle and time parameters are met. It may be set even with trigger signals shorter than t_(int). Both the cycle and timing specifications must be met to ensure the flag is set. t_(int) is measured in MCLK cycles.

The external capture signal triggers the capture event every time the mimimum t_(Cap) cycle and time parameters are met. A capture
may be triggered with capture signals even shorter than t_(Cap). Both the cycle and timing specifications must be met to ensure a
correct capture of the 16-bit timer value and to ensure the flag is set.



SLAS256C - NOVEMBER 1999 - REVISED MARCH 2003

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

outputs P1.x, P2.x, TAx

	PARAMETER	TEST CO	NDITIONS	Vcc	MIN	TYP	MAX	UNIT
^f (P20)		P2.0/ACLK,	C _L = 20 pF	2.2 V/3 V			fSystem	
f(TAx)	Output frequency	TA0, TA1, TA2, C _L = 20 pF Internal clock source, SMCLK signal applied (See Note 1)		2.2 V/3 V	dc		fSystem	MHz
			^f SMCLK = ^f LFXT1 = ^f XT1		40%		60%	
	Duty cycle of O/P frequency	P1.4/SMCLK, C _L = 20 pF	fSMCLK = fLFXT1 = fLF	2.2 V/3 V	35%		65%	
			fSMCLK = fLFXT1/n		50%– 15 ns	50%	50%+ 15 ns	
^t (Xdc)			fSMCLK = fDCOCLK	2.2 V/3 V	50%– 15 ns	50%	50%+ 15 ns	
			fP20 = fLFXT1 = fXT1		40%		60%	
		P2.0/ACLK, $C_L = 20 \text{ pF}$	fP20 = fLFXT1 = fLF	2.2 V/3 V	30%		70%	
			$f_{P20} = f_{LFXT1/n}$			50%		
^t (TAdc)		TA0, TA1, TA2, C _L = 20	pF, Duty cycle = 50%	2.2 V/3 V		0	±50	ns

NOTE 1: The limits of the system clock MCLK have to be met. MCLK and SMCLK can have different frequencies.

PUC/POR

	PARAMETER	TEST CONDIT	MIN	TYP	MAX	UNIT	
^t (POR_Delay)					150	250	μs
		$T_A = -40^{\circ}C$		1.4		1.8	V
VPOR	POR	T _A = 25°C	V _{CC} = 2.2 V/3 V	1.1		1.5	V
		T _A = 85°C	VCC - 2.2 V/3 V	0.8		1.2	V
V _(min)				0		0.4	V
t(reset)	PUC/POR	Reset is accepted internally		2			μs




Figure 2. Power-On Reset (POR) vs Supply Voltage



SLAS256C - NOVEMBER 1999 - REVISED MARCH 2003

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)




Figure 3. V_{POR} vs Temperature

crystal oscillator,LFXT1

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C _(XIN)		XTS=0; LF mode selected. V _{CC} = $2.2 \text{ V} / 3 \text{ V}$		12		рF
	Input capacitance	XTS=1; XT1 mode selected. $V_{CC} = 2.2 V / 3 V$ (Note 1)			рг	
C _(XOUT)	Output capacitance	XTS=0; LF mode selected. $V_{CC} = 2.2 V / 3 V$		12		pF
	Output capacitance	XTS=1; XT1 mode selected. V _{CC} = 2.2 V / 3 V (Note 1)		2		рг

NOTE 1: Requires external capacitors at both terminals. Values are specified by crystal manufacturers.

RAM

	PARAMETER CPU halted (see Note 1)				MAX	UNIT
V(RAMh) CPU halted	(see Note 1)		1.6			V

NOTE 1: This parameter defines the minimum supply voltage V_{CC} when the data in the program memory RAM remains unchanged. No program execution should happen during this supply voltage condition.



SLAS256C - NOVEMBER 1999 - REVISED MARCH 2003

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
4		V _{CC} = 2.2 V	0.08	0.12	0.15	N 41 1-	
f(DCO03)	$R_{sel} = 0$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$	$V_{CC} = 3 V$	0.08	0.13	0.16	MHz	
frances	$R_{sel} = 1$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$	V _{CC} = 2.2 V	0.14	0.19	0.23	MHz	
f(DCO13)	$R_{Sel} = 1, DCO = 3, MOD = 0, DCOR = 0, R_A = 23 C$	$V_{CC} = 3 V$	0.14	0.18	0.22		
f(DCO22)	$R_{sel} = 2$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$	V _{CC} = 2.2 V	0.22	0.30	0.36	MHz	
f(DCO23)	$R_{Sel} = 2, DOO = 3, MOD = 0, DOOR = 0, R_A = 23 O$	$V_{CC} = 3 V$	0.22	0.28	0.34		
fraces	$R_{sel} = 3$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$	V _{CC} = 2.2 V	0.37	0.49	0.59	MHz	
f(DCO33)	$R_{Sel} = 3, DCO = 3, MOD = 0, DCOR = 0, R_A = 23 C$	$V_{CC} = 3 V$	0.37	0.47	0.56		
francia	$R_{sel} = 4$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$	V _{CC} = 2.2 V	0.61	0.77	0.93	MHz	
f(DCO43)	$R_{Sel} = 4$, $DCO = 3$, $MOD = 0$, $DCOR = 0$, $R_A = 23$ C	$V_{CC} = 3 V$	0.61	0.75	0.9		
f(DCO53)	$R_{sel} = 5$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$	V _{CC} = 2.2 V	1	1.2	1.5	MHz	
	$R_{sel} = 5, DCO = 3, MOD = 0, DCOR = 0, TA = 25 C$	$V_{CC} = 3 V$	1	1.3	1.5		
frages	$P_{1} = 6 P_{1} P_{2} = 2 M_{0} P_{1} = 0 P_{1} P_{2} = 0 T_{1} = 25^{\circ} C_{1}$	V _{CC} = 2.2 V	1.6	1.9	2.2	MHz	
f(DCO63)	$R_{Sel} = 6$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$	$V_{CC} = 3 V$	1.69	2.0	2.29	101112	
f		V _{CC} = 2.2 V	2.4	2.9	3.4	MHz	
f(DCO73)	$R_{sel} = 7$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$	$V_{CC} = 3 V$	2.7	3.2	3.65		
f		V _{CC} = 2.2 V	4	4.5	4.9		
f(DCO77)	$R_{sel} = 7$, $DCO = 7$, $MOD = 0$, $DCOR = 0$, $T_A = 25^{\circ}C$	V _{CC} = 3 V	4.4	4.9	5.4	MHz	
^f (DCO47)	$R_{sel} = 4$, DCO = 7, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$	V _{CC} = 2.2 V/3 V	FDCO40 x1.7	FDCO40 x2.1	FDCO40 x2.5	MHz	
S _(Rsel)	S _R = f _{Rsel+1} /f _{Rsel}	V _{CC} = 2.2 V/3 V	1.35	1.65	2	ratio	
S _(DCO)	$S_{DCO} = f_{DCO+1}/f_{DCO}$	V _{CC} = 2.2 V/3 V	1.07	1.12	1.16	Tatio	
D	Temperature drift, $R_{sel} = 4$, DCO = 3, MOD = 0	V _{CC} = 2.2 V	-0.31	-0.36	-0.40	01/00	
Dt	(see Note 1)	V _{CC} = 3 V	-0.33	-0.38	-0.43	%/°C	
DV	Drift with V_{CC} variation, $R_{sel} = 4$, DCO = 3, MOD = 0 (see Note 1)	V _{CC} = 2.2 V/3 V	0	5	10	%/V	

NOTE 1: These parameters are not production tested.




Figure 4. DCO Characteristics



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

principle characteristics of the DCO

- Individual devices have a minimum and maximum operation frequency. The specified parameters for f_{DCOx0} to f_{DCOx7} are valid for all devices.
- The DCO control bits DCO0, DCO1 and DCO2 have a step size as defined in parameter S_{DCO}.
- The modulation control bits MOD0 to MOD4 select how often f_{DCO+1} is used within the period of 32 DCOCLK cycles. f_{DCO} is used for the remaining cycles. The frequency is an average = $f_{DCO} \times (2^{MOD/32})$.
- The ranges selected by R_{Sel4} to R_{Sel5}, R_{Sel5} to R_{Sel6}, and R_{Sel6} to R_{Sel7} are overlapping.

wake-up from lower power modes (LPMx)

	PARAMETER		TEST CONDITIONS			MAX	UNIT
^t (LPM0)		$V_{CC} = 2.2 \text{ V/3 V}$			100		ns
^t (LPM2)		$V_{CC} = 2.2 \text{ V/3 V}$			100		115
		f(MCLK) = 1 MHz,	$V_{CC} = 2.2 \text{ V/3 V}$			6	
^t (LPM3)	Delay time (and Note 1)	f(MCLK) = 2 MHz,	$V_{CC} = 2.2 \text{ V/3 V}$			6	μs
	Delay time (see Note 1)	f(MCLK) = 3 MHz,	V_{CC} = 2.2 V/3 V			6	
		f(MCLK) = 1 MHz,	V _{CC} = 2.2 V/3 V			6	
^t (LPM4)		f(MCLK) = 2 MHz,	V _{CC} = 2.2 V/3 V			6	μs
		f(MCLK) = 3 MHz,	$V_{CC} = 2.2 \text{ V/3 V}$			6	

NOTE 1: Parameter applicable only if DCOCLK is used for MCLK.

JTAG/programming

PARAMETER	TEST CONDITION	S	MIN	TYP	MAX	UNIT
france.	TCK frequency, JTAG/test (see Note 1)	$V_{CC} = 2.2 V$	dc		5	MHz
^f (TCK)	TCK frequency, JTAG/lest (see Note T)	$V_{CC} = 3 V$	dc		10	
l(DD-PGM)	Current during program cycle (see Note 2)		3	5	mA	
I(DD-ERASE)	Current during erase cycle (see Note 2)		3	5	mA	
*/ · · · · · · · · · · · · · · · · · · ·	Write/erase cycles			10 ⁵		
^t (retention)	Data retention $T_A = 25^{\circ}C$					Year

NOTES: 1. f(TCK) may be restricted to meet the timing requirements of the module selected.

2. Duration of the program/erase cycle is determined by $f_{(FTG)}$ applied to the flash timing controller. It can be calculated as follows: t(word write) = 35 x 1/f(FTG)

t(word write) = $35 \times 1/f(FTG)$ t(block write, byte 0) = $30 \times 1/f(FTG)$ t(block write, byte 1 - 63) = $20 \times 1/f(FTG)$ t(block write end sequence) = $6 \times 1/f(FTG)$ t(mass erase) = $5297 \times 1/f(FTG)$ t(segment erase) = $4819 \times 1/f(FTG)$




SLAS256C - NOVEMBER 1999 - REVISED MARCH 2003

APPLICATION INFORMATION

input/output schematic

Port P1, P1.0 to P1.3, input/output with Schmitt-trigger



NOTE: x = Bit/identifi	er, 0 to 3 for port P1
------------------------	------------------------

PnSel.x	PnDIR.x	Direction control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	PnIE.x	PnIFG.x	PnIES.x
P1Sel.0	P1DIR.0	P1DIR.0	P1OUT.0	V _{SS}	P1IN.0	TACLK [†]	P1IE.0	P1IFG.0	P1IES.0
P1Sel.1	P1DIR.1	P1DIR.1	P1OUT.1	Out0 signal†	P1IN.1	CCI0A [†]	P1IE.1	P1IFG.1	P1IES.1
P1Sel.2	P1DIR.2	P1DIR.2	P1OUT.2	Out1 signal†	P1IN.2	CCI1A [†]	P1IE.2	P1IFG.2	P1IES.2
P1Sel.3	P1DIR.3	P1DIR.3	P1OUT.3	Out2 signal†	P1IN.3	CCI2A [†]	P1IE.3	P1IFG.3	P1IES.3


[†]Signal from or to Timer_A



SLAS256C - NOVEMBER 1999 - REVISED MARCH 2003

APPLICATION INFORMATION

Port P1, P1.4 to P1.7, input/output with Schmitt-trigger and in-system access features




[†]Signal from or to Timer_A



SLAS256C - NOVEMBER 1999 - REVISED MARCH 2003

APPLICATION INFORMATION






NOTE: x = Bit Identifier, 0 to 4 For Port P2

PnSel.x	PnDIR.x	Direction control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	PnIE.x	PnIFG.x	PnIES.x
P2Sel.0	P2DIR.0	P2DIR.0	P2OUT.0	ACLK	P2IN.0	unused	P2IE.0	P2IFG.0	P1IES.0
P2Sel.1	P2DIR.1	P2DIR.1	P2OUT.1	V _{SS}	P2IN.1	INCLK [†]	P2IE.1	P2IFG.1	P1IES.1
P2Sel.2	P2DIR.2	P2DIR.2	P2OUT.2	Out0 signal [†]	P2IN.2	CCI0B [†]	P2IE.2	P2IFG.2	P1IES.2
P2Sel.3	P2DIR.3	P2DIR.3	P2OUT.3	Out1 signal [†]	P2IN.3	CCI1B [†]	P2IE.3	P2IFG.3	P1IES.3
P2Sel.4	P2DIR.4	P2DIR.4	P2OUT.4	Out2 signal [†]	P2IN.4	unused	P2IE.4	P2IFG.4	P1IES.4

[†]Signal from or to Timer_A



SLAS256C - NOVEMBER 1999 - REVISED MARCH 2003




Port P2, P2.5, input/output with Schmitt-trigger and R_{OSC} function for the Basic Clock module



SLAS256C - NOVEMBER 1999 - REVISED MARCH 2003

APPLICATION INFORMATION

Port P2, unbonded bits P2.6 and P2.7



NOTE: x = Bit/identifier, 6 to 7 for port P2 without external pins

P2Sel.x	P2DIR.x	Direction control from module	P2OUT.x	Module X OUT	P2IN.x	Module X IN	P2IE.x	P2IFG.x	P2IES.x
P2Sel.6	P2DIR.6	P2DIR.6	P2OUT.6	V _{SS}	P2IN.6	unused	P2IE.6	P2IFG.6	P2IES.6
P2Sel.7	P2DIR.7	P2DIR.7	P2OUT.7	V _{SS}	P2IN.7	unused	P2IE.7	P2IFG.7	P2IES.7

NOTE: A good use of the unbonded bits 6 and 7 of port P2 is to use the interrupt flags. The interrupt flags can not be influenced from any signal other than from software. They work then as a soft interrupt.



JTAG fuse check mode

MSP430 devices that have the fuse on the TEST terminal have a fuse check mode that tests the continuity of the fuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse check current, I_{TF} , of 1 mA at 3 V, 2.5 mA at 5 V can flow from the TEST pin to ground if the fuse is not burned. Care must be taken to avoid accidentally activating the fuse check mode and increasing overall system power consumption.

When the TEST pin is taken back low after a test or programming session, the fuse check mode and sense currents are terminated.

Activation of the fuse check mode occurs with the first negative edge on the TMS pin after power up or if TMS is being held low during power up. The second positive edge on the TMS pin deactivates the fuse check mode. After deactivation, the fuse check mode remains inactive until another POR occurs. After each POR the fuse check mode has the potential to be activated.

The fuse check current will only flow when the fuse check mode is active and the TMS pin is in a low state (see Figure 5). Therefore, the additional current flow can be prevented by holding the TMS pin high (default condition).




Figure 5. Fuse Check Mode Current, MSP430F11x




SLAS256C - NOVEMBER 1999 - REVISED MARCH 2003

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

DW (R-PDSO-G**)

16 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013




SLAS256C - NOVEMBER 1999 - REVISED MARCH 2003

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

PW (R-PDSO-G**) 14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated