56 V<sub>CC</sub>

55 D21

54 D20

53 D19

52 | GND

DGG PACKAGE (TOP VIEW)

D22

D23 | 2

D24 🎵

GND [

D25 [

3

4

5

- 4:28 Data Channel Expansion at up to
   1.904 Gigabits per Second Throughput
- Suited for Point-to-Point Subsystem Communication With Very Low EMI
- 4 Data Channels and Clock Low-Voltage Differential Channels in and 28 Data and Clock Out Low-Voltage TTL Channels Out
- Operates From a Single 3.3-V Supply and 250 mW (Typ)
- 5-V Tolerant SHTDN Input
- Rising Clock Edge Triggered Outputs
- Bus Pins Tolerate 4-kV HBM ESD
- Packaged in Thin Shrink Small-Outline Package With 20 Mil Terminal Pitch
- Consumes <1 mW When Disabled</li>
- Wide Phase-Lock Input Frequency Range 20 MHz to 68 MHz
- No External Components Required for PLL
- Meets or Exceeds the Requirements of ANSI EIA/TIA-644 Standard
- Industrial Temperature Qualified
   T<sub>A</sub> = −40°C to 85°C
- Replacement for the DS90CR286

### description

The SN65LVDS94 LVDS serdes (serializer/deserializer) receiver contains four serial-in 7-bit parallel-out shift registers, a 7× clock synthesizer, and five low-voltage differential signaling (LVDS) line receivers in a single integrated circuit. These functions allow receipt of synchronous data from

a compatible transmitter, such as the SN65LVDS93 and SN65LVDS95, over five balanced-pair conductors and expansion to 28 bits of single-ended LVTTL synchronous data at a lower transfer rate.

When receiving, the high-speed LVDS data is received and loaded into registers at the rate seven times the LVDS input clock (CLKIN). The data is then unloaded to a 28-bit wide LVTTL parallel bus at the CLKIN rate. A phase-locked loop clock synthesizer circuit generates a  $7\times$  clock for internal clocking and an output clock for the expanded data. The SN65LVDS94 presents valid data on the rising edge of the output clock (CLKOUT).

The SN65LVDS94 requires only five line termination resistors for the differential inputs and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only user intervention is the possible use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS receivers for lower power consumption. A low level on this signal clears all internal registers to a low level.

The SN65LVDS94 is characterized for operation over ambient air temperatures of  $-40^{\circ}$ C to  $85^{\circ}$ C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

D26 51 D18 50 D17 D27 [ LVDSGND 49 **∏** D16 8 A0M ∏ 9 48 VCC A0P ∏ 47 D15 10 46 D14 A1M 11 A<sub>1</sub>P 12 45 **∏** D13 LVDSV<sub>CC</sub> 44 GND 13 LVDSGND 43 D12 14 42 D11 A2M ∏ 41 D10 A2P [ 16 CLKINM 17 40 VCC CLKINP [ 39 D9 38 D8 АЗМ [ 19 37 D7 A<sub>3</sub>P 20 **LVDSGND** 21 36 | GND 35 D6 PLLGND [ PLLV<sub>CC</sub> [ 34 D5 PLLGND [ 33 D4 32 D3 SHTDN 1 25 31 **∏** ∨<sub>CC</sub> 26 CLKOUT [ 27 30 D2 D0 [ 28 29 D1 **GND** 

exas Instruments ecessarily include Copyright © 2000, Texas Instruments Incorporated

# functional block diagram





SLLS298E - MAY 1998 - REVISED FEBRUARY 2000





Figure 1. SN65LVDS94 Load and Shift Sequences

# equivalent input and output schematic diagrams



SLLS298E - MAY 1998 - REVISED FEBRUARY 2000

# absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 1)	0.3 V to 4 V
Voltage range at any terminal (except SHTDN)	$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Voltage range at SHTDN terminal	$-0.5 \text{ V to V}_{CC} + 3 \text{ V}$
Electrostatic discharge (see Note 2): Bus pins (Class 3A)	4 KV
Bus pins (Class 2B)	200 V
All pins (Class 3A)	3 KV
All pins (Class 2B)	200 V
Continuous total power dissipation	(see Dissipation Rating Table)
Operating free-air temperature range, T <sub>A</sub>	–40°C to 85°C
Storage temperature range, T <sub>stq</sub>	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

$\begin{array}{ccc} & & & & T_A \leq 25^{\circ}\text{C} \\ & & & \text{POWER RATING} \end{array}$		DERATING FACTOR $\ddagger$ ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
DGG	1377 mW	11 mW/°C	882 mW	717 mW

<sup>‡</sup> This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	3	3.3	3.6	V
High-level input voltage (SHTDN), VIH	2			V
Low-level input voltage (SHTDN), V <sub>IL</sub>			0.8	V
Magnitude of differential input voltage, V <sub>ID</sub>	0.1		0.6	V
Common–mode input voltage, V <sub>IC</sub> (see Figures 2 and 3)	$\frac{ V_{ID} }{2}$		$2.4 \times \frac{ V_{ID} }{2}$	٧
			V <sub>CC</sub> -0.8	
Operating free-air temperature, TA	-40		85	°C

# timing requirements

		MIN	NOM	MAX	UNIT
t <sub>C</sub> §	Input clock period	14.7	t <sub>C</sub>	50	Vns

<sup>§</sup> t<sub>C</sub> is defined as the mean duration of a minimum of 32,000 clock periods.



NOTES: 1. All voltage values are with respect to the GND terminals unless otherwise noted.

<sup>2.</sup> This rating is measured using MIL-STD-883C Method, 3015.7.

# electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going differential input voltage threshold				100	m∨
V <sub>IT</sub> _	Negative-going differential input voltage threshold <sup>‡</sup>		-100			IIIV
Vон	High-level output voltage	$I_{OH} = -4 \text{ mA}$	2.4			V
VOL	Low-level output voltage	I <sub>OL</sub> = 4 mA			0.4	V
		Disabled, all inputs open			280	μΑ
l <sub>CC</sub>	Quiescent current (average)	Enabled, AnP at 1 V and AnM at 1.4 V, $t_C = 15.38$ ns		62	84	mA
1.00		Enabled, $C_L = 8 \text{ pF } (5 \text{ places})$ , Worst-case pattern (see Figure 4), $t_C = 15.38 \text{ ns}$		107		mA
lн	High-level input current (SHTDN)	V <sub>IH</sub> = V <sub>CC</sub>			±20	μΑ
Ι <sub>Ι</sub> L	Low-level input current (SHTDN)	V <sub>IL</sub> = 0 V			±20	μΑ
I <sub>IN</sub>	Input current (A inputs)	0 V ≤ V <sub>I</sub> ≤ 2.4 V			±20	μΑ
loz	High-impedance output current	VO = 0 V  or  VCC			±10	μΑ

 $<sup>\</sup>overline{\dagger}$  All typical values are V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

# switching characteristics over recommended operating conditions (unless otherwise noted)

	•		•				-
	PARAMETER	TEST CONDI	ITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
t <sub>su</sub>	Data setup time, D0 through D27 to CLKOUT	C 0.75	Can Firmer 5	4	6		
t <sub>h</sub>	Data hold time, CLKOUT to D0 through D27	- C <sub>L</sub> = 8 pF	See Figure 5	4	6		ns
toolaa	Receiver input skew margin9	$t_C = 15.38 \text{ ns } (\pm 0.2\%),$	$T_A = 0$ °C to 85°C	490	800		ne
<sup>t</sup> RSKM	(see Figure 7)	Input clock jitter  <50 ps¶	$T_A = -40^{\circ}C \text{ to } 0^{\circ}C$	390			ps
t <sub>d</sub>	Delay time, input clock to output clock (see Figure 7)	t <sub>C</sub> = 15.38 ns (±0.2%)			3.7		ns
<b>A4</b> >	Change in output clock period from cycle	$t_{\rm C} = 15.38 + 0.75 \sin{(2\pi500)}$ See Figure 7	0E3t)±0.05 ns,		±80		
∆tC(O)	to cycle#	$t_{C}$ = 15.38 + 0.75 sin (2 $\neq$ 3E6t) ±0.05 ns, See Figure 7			±300		ps
t <sub>en</sub>	Enable time, SHTDN to phase lock	See Figure 8			1		ms
<sup>t</sup> dis	Disable time, SHTDN to Off state	See Figure 9			400		ns
t <sub>t</sub>	Output transition time (t <sub>r</sub> or t <sub>f</sub> )	C <sub>L</sub> = 8 pF			3	·	ns
t <sub>W</sub>	Output clock pulse duration				0.43 t <sub>C</sub>	·	ns

<sup>\$</sup> transmitter and interconnection skews and clock jitter. It is defined by



<sup>&</sup>lt;sup>‡</sup> The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for the negative-going input voltage threshold only.

 $<sup>\</sup>frac{t_c}{44}$ -ts/h.

<sup>¶ |</sup>Input clock jitter| is the magnitude of the change in the input clock period.

<sup>#</sup> ΔtC(O) is the change in the output clock period from one cycle to the next cycle observed over 15,000 cycles.




Figure 2. Voltage Definitions




Figure 3. Recommended  $\rm V_{IC}$  Versus  $\rm V_{ID}$  and  $\rm V_{CC}$ 






Figure 4. Worst-Case Power Test Pattern

<sup>‡</sup> The worst-case test pattern produces nearly the maximum switching frequency for all of the LV-TTL outputs.





Figure 5. Setup and Hold Time Measurements



CLKIN is advanced or delayed with respect to data until errors are observed at the receiver outputs. The magnitude of the advance or delay is  $t_{RSKM}$ .




Figure 6. Receiver Input Skew Margin and t<sub>d</sub> Definitions






Figure 7. Output Clock Jitter Test Setup




Figure 8. Enable Time Waveforms




Figure 9. Disable Time Waveforms

# **TYPICAL CHARACTERISTICS**

# WORST-CASE SUPPLY CURRENT




Figure 10

#### **APPLICATION INFORMATION**

### 16-bit bus extension

In a 16-bit bus application (Figure 11), TTL data and clock coming from bus transceivers that interface the backplane bus arrive at the Tx parallel inputs of the LVDS serdes transmitter. The clock associated with the bus is also connected to the device. The on-chip PLL synchronizes this clock with the parallel data at the input. The data is then multiplexed into three different line drivers which perform the TTL to LVDS conversion. The clock is also converted to LVDS and presented to a separate driver. This synchronized LVDS data and clock at the receiver, which recovers the LVDS data and clock, performs a conversion back to TTL. Data is then demultiplexed into a parallel format. An on-chip PLL synchronizes the received clock with the parallel data, and then all are presented to the parallel output port of the receiver.




Figure 11. 16-Bit Bus Extension

### 16-bit bus extension with parity

In the previous application we did not have a checking bit that would provide assurance that the data crosses the link. If we add a parity bit to the previous example, we would have a diagram similar to the one in Figure 12. The device following the SN74FB2032 is a low cost parity generator. Each transmit-side transceiver/parity generator takes the LVTTL data from the corresponding transceiver, performs a parity calculation over the byte, and then passes the bits with its calculated parity value on the parallel input of the LVDS serdes transmitter. Again, the on-chip PLL synchronizes this transmit clock with the eighteen parallel bits (16 data + 2 parity) at the input. The synchronized LVDS data/parity and clock arrive at the receiver.

The receiver performs the conversion from LVDS to LVTTL and the transceiver/parity generator performs the parity calculations. These devices compare their corresponding input bytes with the value received on the parity bit. The transceiver/parity generator will assert its parity error output if a mismatch is detected.

### **APPLICATION INFORMATION**




Figure 12. 16-Bit Bus Extension With Parity

### low cost virtual backplane transceiver

Figure 13 represents LVDS serdes in an application as a virtual backplane transceiver (VBT). The concept of a VBT can be achieved by implementing individual LVDS serdes chipsets in both directions of subsystem serialized links.

Depending on the application, the designer will face varying choices when implementing a VBT. In addition to the devices shown in Figure 13, functions such as parity and delay lines for control signals could be included. Using additional circuitry, half-duplex or full-duplex operation can be achieved by configuring the clock and control lines properly.

The designer may choose to implement an independent clock oscillator at each end of the link and then use a PLL to synchronize LVDS serdes's parallel I/O to the backplane bus. Resynchronizing FIFOs may also be required.




Figure 13. Virtual Backplane Transceiver




# **MECHANICAL DATA**

# DGG (R-PDSO-G\*\*)

# 48 PIN SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated