SCLS377H - AUGUST 1997 - REVISED JANUARY 2003

- Operating Range of 2 V to 5.5 V
- Max t<sub>pd</sub> of 6 ns at 5 V
- Low Power Consumption, 10- $\mu$ A Max I<sub>CC</sub>
- ±8-mA Output Drive at 5 V

## (TOP VIEW)

**DBV OR DCK PACKAGE** 

# GND [

### description/ordering information

The SN74AHC1G125 is a single bus buffer gate/line driver with 3-state output. The output is disabled when the output-enable  $(\overline{OE})$  input is high. When  $\overline{OE}$  is low, true data is passed from the A input to the Y output.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### ORDERING INFORMATION


TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING <sup>‡</sup>
	SOT (SOT-23) – DBV	Reel of 3000	SN74AHC1G125DBVR	A25
4000 / 0500	301 (301-23) – DBV	Reel of 250	SN74AHC1G125DBVT	A25_
–40°C to 85°C	SOT (SC-70) - DCK	Reel of 3000	SN74AHC1G125DCKR	AM
	301 (30-70) - DCK	Reel of 250	SN74AHC1G125DCKT	Alvi_

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### **FUNCTION TABLE**

INPU	JTS	OUTPUT
OE	Α	Y
L	Н	Н
L	L	L
Н	Χ	Z

### logic diagram (positive logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



<sup>&</sup>lt;sup>‡</sup> The actual top-side marking has one additional character that designates the assembly/test site.

SCLS377H - AUGUST 1997 - REVISED JANUARY 2003

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 7 V
Output voltage range, V <sub>O</sub> (see Note 1)	
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±25 mA
Continuous current through V <sub>CC</sub> or GND	±50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DBV package .	206°C/W
DCK package .	252°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions (see Note 3)

			MIN	MAX	UNIT	
Vcc	Supply voltage		2	5.5	V	
	V <sub>CC</sub> = 2 V		1.5			
ViH	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		V	
		V <sub>CC</sub> = 5.5 V	3.85			
		V <sub>CC</sub> = 2 V		0.5		
VIL	Low-level input voltage	V <sub>CC</sub> = 3 V		0.9	V	
		V <sub>CC</sub> = 5.5 V		1.65		
٧ <sub>I</sub>	Input voltage		0	5.5	V	
٧o	Output voltage		0	VCC	V	
		V <sub>CC</sub> = 2 V		-50	μΑ	
ЮН	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4	mA	
		$V_{CC} = 5 V \pm 0.5 V$		-8	IIIA	
		V <sub>CC</sub> = 2 V		50	μΑ	
loL	Low-level output current $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$			4	mA	
		$V_{CC} = 5 V \pm 0.5 V$		8	IIIA	
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100	ns/V	
ΔυΔν	input transition rise or rail rate	$V_{CC} = 5 V \pm 0.5 V$		20	115/ V	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Voc	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	IVIIIV	WAX	UNIT
_		2 V	1.9	2		1.9		
	I <sub>OH</sub> = -50 μA	3 V	2.9	3		2.9		
Voн		4.5 V	4.4	4.5		4.4		V
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.48		
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		
		2 V			0.1		0.1	V
	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1	
V <sub>OL</sub>		4.5 V			0.1		0.1	
	I <sub>OL</sub> = 4 mA	3 V			0.36		0.44	
	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.44	
lı	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			±0.1		±1	μΑ
loz	$V_I = V_{CC}$ or GND	5.5 V			±0.25		±2.5	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			1		10	μΑ
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4	10		10	pF
Co	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		10				pF

### switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	TO LOAD	T <sub>A</sub> = 25°C			MIN MAX	UNIT																			
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	IVIIIV	IVIAA	UNIT																		
<sup>t</sup> PLH	А	Y	C <sub>L</sub> = 15 pF		5.6	8	1	9.5	ns																		
<sup>t</sup> PHL	A	ī	OL = 15 pr		5.6	8	1	9.5	115																		
<sup>t</sup> PZH	ŌĒ	Y	C <sub>L</sub> = 15 pF		5.4	8	1	9.5	ns																		
t <sub>PZL</sub>	OE .	Y	Ť	ı	OL = 13 pr		5.4	8	1	9.5	115																
<sup>t</sup> PHZ	ŌĒ	Y	C <sub>L</sub> = 15 pF		7	9.7	1	11.5	20																		
tPLZ	OE	ī	OL = 15 pr		7	9.7	1	11.5	ns																		
<sup>t</sup> PLH	А	Y	C <sub>L</sub> = 50 pF		8.1	11.5	1	13	ns																		
<sup>t</sup> PHL	A	•	OL = 30 pr		8.1	11.5	1	13	110																		
<sup>t</sup> PZH	ŌĒ	Y	C: - 50 pF		7.9	11.5	1	13	20																		
t <sub>PZL</sub>	OE	Y	Ť	Ť	ľ	Ť	ľ	1	I	ſ	ı	ſ	ı	ſ	r	ī	Ť	T 	ī	ı	C <sub>L</sub> = 50 pF		7.9	11.5	1	13	ns
<sup>t</sup> PHZ	ŌĒ	Y	C: - 50 pF		9.5	13.2	1	15	20																		
<sup>t</sup> PLZ	] OE	ſ	C <sub>L</sub> = 50 pF		9.5	13.2	1	15	ns																		

### SN74AHC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

SCLS377H - AUGUST 1997 - REVISED JANUARY 2003

### switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	TO LOAD	LOAD	T,	<b>Վ = 25°C</b>	;	MIN	MAX	UNIT														
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	IVIIIV	IVIAA	UNIT														
<sup>t</sup> PLH	А	Y	C <sub>L</sub> = 15 pF		3.8	5.5	1	6.5	ns														
<sup>t</sup> PHL	A	I	OL = 13 pr		3.8	5.5	1	6.5	115														
<sup>t</sup> PZH	<u>OE</u>	Y	C <sub>L</sub> = 15 pF		3.6	5.1	1	6	ns														
<sup>t</sup> PZL	UE UE		i i	1	T	OL = 13 pr		3.6	5.1	1	6	115											
<sup>t</sup> PHZ	ŌĒ	Y	C <sub>L</sub> = 15 pF		4.6	6.8	1	8	ns														
<sup>t</sup> PLZ	OL	ı	OL = 13 pr		4.6	6.8	1	8	115														
<sup>t</sup> PLH	А	Y	C <sub>L</sub> = 50 pF		5.3	7.5	1	8.5	no														
<sup>t</sup> PHL	A	Ĭ	CL = 50 pr		5.3	7.5	1	8.5	ns														
<sup>t</sup> PZH	ŌĒ	Y	Y	C <sub>L</sub> = 50 pF		5.1	7.1	1	8	20													
t <sub>PZL</sub>	OE			ı	ı	1	ı	ı	1	1	1	ı	ı	ı	I	I	ı	'	OL = 50 pr		5.1	7.1	1
<sup>t</sup> PHZ	ŌĒ	Y	Y	C <sub>L</sub> = 50 pF		6.1	8.8	1	10	ne													
t <sub>PLZ</sub>	OE .			OL = 50 PF		6.1	8.8	1	10	ns													

### operating characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

PARAMETER		TEST C	ONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load,	f = 1 MHz	14	pF



### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 3$  ns.  $t_f \leq 3$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated