SCLS242J - OCTOBER 1995 - REVISED MARCH 2002

- Operating Range 2-V to 5.5-V V_{CC}
- 3-State Outputs Directly Drive Bus Lines
- Latch-Up Performance Exceeds 250 mA Per JESD 17

description

The 'AHC573 devices are octal transparent D-type latches designed for 2-V to 5.5-V $\rm V_{CC}$ operation.

When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.


 \overline{OE} does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN54AHC573 J OR W PACKAGE
SN74AHC573DB, DGV, DW, N, NS, OR PW PACKAGE
(TOP VIEW)

	_		_	
OE	1	\mathbf{O}_{i}	20] v _{cc}
1D	2		19] 1Q
2D	3		18] 2Q
3D	4		17] 3Q
4D	5		16] 4Q
5D	6		15] 5Q
6D	7		14] 6Q
7D	8		13] 7Q
8D	9		12] 8Q
GND	10		11	LE

SN54AHC573 . . . FK PACKAGE (TOP VIEW)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SN54AHC573, SN74AHC573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS242J – OCTOBER 1995 – REVISED MARCH 2002

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74AHC573N	SN74AHC573N
	SOIC – DW	Tube	SN74AHC573DW	AHC573
	3010 - 500	Tape and reel	SN74AHC573DWR	A110373
–40°C to 85°C	SOP – NS	Tape and reel	SN74AHC573NSR	AHC573
	SSOP – DB	Tape and reel	SN74AHC573DBR	HA573
	TSSOP – PW	Tape and reel	SN74AHC573PWR	HA573
	TVSOP – DGV	Tape and reel	SN74AHC573DGVR	HA573
	CDIP – J	Tube	SNJ54AHC573J	SNJ54AHC573J
–55°C to 125°C	CFP – W	Tube	SNJ54AHC573W	SNJ54AHC573W
	LCCC – FK	Tube	SNJ54AHC573FK	SNJ54AHC573FK


ORDERING INFORMATION

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

	(eac	h latch)	
	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	Н
L	н	L	L
L	L	Х	Q ₀ Z
н	х	Х	Z

FUNCTION TABLE

logic diagram (positive logic)



To Seven Other Channels



SCLS242J - OCTOBER 1995 - REVISED MARCH 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1) Output voltage range, V _O (see Note 1)		\ldots –0.5 V to 7 V
Input clamp current, I_{IK} (V _I < 0)		
Output clamp current, I_{OK} (V _O < 0 or V _O > V _C	с)	±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$		±25 mA
Continuous current through V _{CC} or GND		±75 mA
Package thermal impedance, θ_{JA} (see Note 2)): DB package	
	DGV package	92°C/W
	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

			SN54A	HC573	SN74A	HC573	LINUT	
			MIN	MAX	MIN	MAX	UNIT	
VCC	Supply voltage		2	5.5	2	5.5	V	
		V _{CC} = 2 V	1.5		1.5			
VIH	High-level input voltage	V _{CC} = 3 V	2.1		2.1		V	
		V _{CC} = 5.5 V	3.85		3.85			
		V _{CC} = 2 V		0.5		0.5		
VIL	Low-level input voltage	$V_{CC} = 3 V$		0.9		0.9	V	
		V _{CC} = 5.5 V		1.65		1.65		
VI	Input voltage		0	5.5	0	5.5	V	
VO	Output voltage		0	VCC	0	VCC	V	
		$V_{CC} = 2 V$		-50		-50	μA	
IОН	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4		-4		
		V_{CC} = 5 V ± 0.5 V		-8		-8	mA	
		$V_{CC} = 2 V$		50		50	μΑ	
IOL	Low-level output current	V_{CC} = 3.3 V ± 0.3 V		4		4	mA	
		V_{CC} = 5 V ± 0.5 V		8		8	IIIA	
Δt/Δv	Input transition rise or fell rate	V_{CC} = 3.3 V ± 0.3 V		100		100	ns/V	
ΔUΔV	Input transition rise or fall rate $V_{CC} = 5 V \pm 0.5$			20		20	115/10	
Тд	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS242J - OCTOBER 1995 - REVISED MARCH 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T	ן = 25°C	;	SN54AHC573		SN74A	SN74AHC573	
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	2		1.9		1.9		
	I _{OH} = -50 μA	3 V	2.9	3		2.9		2.9		
VOH		4.5 V	4.4	4.5		4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		
	I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		
		2 V			0.1		0.1		0.1	
	I _{OL} = 50 μA	3 V			0.1		0.1		0.1	
VOL		4.5 V			0.1		0.1		0.1	V
	I _{OL} = 4 mA	3 V			0.36		0.5		0.44	
	I _{OL} = 8 mA	4.5 V			0.36		0.5		0.44	
lj	$V_{I} = 5.5 V \text{ or GND}$	0 V to 5.5 V			±0.1		±1*		±1	μA
I _{OZ}	$V_I = V_{IL} \text{ or } V_{IH}, V_O = V_{CC} \text{ or } GND$	5.5 V			±0.25		±2.5		±2.5	μA
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			4		40		40	μΑ
Ci	$V_I = V_{CC}$ or GND	5 V		2.5	10				10	pF
Co	$V_{O} = V_{CC}$ or GND	5 V		3.5						pF

* On products compliant to MIL-PRF-38535, this parameter is not production tested at V_{CC} = 0 V.

timing requirements over recommended operating free-air temperature range, $V_{CC} = 3.3 V \pm 0.3 V$ (unless otherwise noted) (see Figure 1)

		T _A = 25°C		SN54AHC573		SN74A	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, LE high	5		5		5		ns
t _{su}	Setup time, data before LE \downarrow	3.5		3.5		3.5		ns
th	Hold time, data after LE \downarrow	1.5		1.5		1.5		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 25°C		SN54AHC573		SN74AHC573		
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
tw	Pulse duration, LE high	5		5		5		ns	
t _{su}	Setup time, data before LE \downarrow	3.5		3.5		3.5		ns	
t _h	Hold time, data after LE \downarrow	1.5		1.5		1.5		ns	



SCLS242J - OCTOBER 1995 - REVISED MARCH 2002

switching characteristics over recommended operating free-air temperature range,
V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD	T,	₄ = 25° Ω		SN54AHC573		SN74A	HC573		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
^t PLH	D	Q	C 15 pF		7*	11*	1*	13*	1	13		
^t PHL	U	Q	C _L = 15 pF		7*	11*	1*	13*	1	13	ns	
^t PLH	LE	Q	C _L = 15 pF		7.6*	11.9*	1*	14*	1	14	ns	
^t PHL	LL	Q	CL = 13 pr		7.6*	11.9*	1*	14*	1	14	115	
^t PZH	OE	Q	C _L = 15 pF		7.3*	11.5*	1*	13.5*	1	13.5	ns	
^t PZL	OE	Q	CL = 13 pr		7.3*	11.5*	1*	13.5*	1	13.5	115	
^t PHZ	OE	Q	C _I = 15 pF		8.3*	11*	1*	13*	1	13	ns	
^t PLZ	ÛE	3	0 <u>[</u> = 10 pi		8.3*	11*	1*	13*	1	13	113	
^t PLH	D	Q	C _L = 50 pF		9.5	14.5	1	16.5	1	16.5	ns	
^t PHL	Ь	3	0L = 30 bi		9.5	14.5	1	16.5	1	16.5	113	
^t PLH	LE	Q	C _L = 50 pF		10.1	15.4	1	17.5	1	17.5	ns	
^t PHL		Ğ	0L = 30 bi		10.1	15.4	1	17.5	1	17.5	113	
^t PZH	OE	Q	C _L = 50 pF		9.8	15	1	17	1	17	ns	
^t PZL	ÛE	ÿ	0 <u>[</u> = 30 pi		9.8	15	1	17	1	17	115	
^t PHZ	OE	Q	C ₁ = 50 pF		10.7	14.5	1	16.5	1	16.5	ns	
^t PLZ	UE	3	0L = 30 bi		10.7	14.5	1	16.5	1	16.5		
^t sk(o)			CL = 50 pF			1.5**				1.5	ns	

* On products compliant to MIL-PRF-38535, this parameter is not production tested. ** On products compliant to MIL-PRF-38535, this parameter does not apply.

switching characteristics over recommended operating free-air temperature range,
V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			SN54AHC573		SN74AHC573		UNUT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	D	D Q C _L = 15 pF	Ci - 15 pE		4.5*	6.8*	1	8*	1	8	ns
^t PHL			CL = 15 pF		4.5*	6.8*	1	8*	1	8	
^t PLH	LE	Q	C _L = 15 pF		5*	7.7*	1	9*	1	9	ns
^t PHL					5*	7.7*	1	9*	1	9	
^t PZH	ŌĒ	Q	Ci = 15 pE		5.2*	7.7*	1	9*	1	9	ns
^t PZL		Q	C _L = 15 pF		5.2*	7.7*	1	9*	1	9	
^t PHZ	OE	0	Q C _L = 15 pF		5.2*	7.7*	1	9*	1	9	ns
^t PLZ					5.2*	7.7*	1	9*	1	9	
^t PLH	D	Q	CL = 50 pF		6	8.8	1	10	1	10	ns
^t PHL					6	8.8	1	10	1	10	
^t PLH	LE	Q	C _L = 50 pF		6.5	9.7	1	11	1	11	ns
^t PHL		9			6.5	9.7	1	11	1	11	
^t PZH	OE	Q	CL = 50 pF		6.7	9.7	1	11	1	11	ns
^t PZL					6.7	9.7	1	11	1	11	
^t PHZ	OE	OE Q	C _L = 50 pF		6.7	9.7	1	11	1	11	ns
^t PLZ					6.7	9.7	1	11	1	11	115
^t sk(o)			C _L = 50 pF			1**				1	ns

* On products compliant to MIL-PRF-38535, this parameter is not production tested. ** On products compliant to MIL-PRF-38535, this parameter does not apply.



SN54AHC573, SN74AHC573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS242J – OCTOBER 1995 – REVISED MARCH 2002

noise characteristics, V_{CC} = 5 V, C_L = 50 pF, T_A = 25^{\circ}C (see Note 4)

	PARAMETER		SN74AHC573		
PARAMETER		MIN	MAX	UNIT	
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		1	V	
VOL(V)	Quiet output, minimum dynamic V _{OL}		-0.8	V	
VOH(V)	Quiet output, minimum dynamic V _{OH}	4		V	
VIH(D)	High-level dynamic input voltage	3.5		V	
V _{IL(D)}	Low-level dynamic input voltage		1.5	V	


NOTE 4: Characteristics are for surface-mount packages only.

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER		TEST CO	ONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	No load,	f = 1 MHz	16	pF



SCLS242J - OCTOBER 1995 - REVISED MARCH 2002



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated