

# STD6N95K5, STF6N95K5 STP6N95K5, STW6N95K5

## N-channel 950 V, 1 Ω, 5 A TO-220, TO-220FP, TO-247, DPAK Zener-protected SuperMESH 5™ Power MOSFET

#### Preliminary data

### Features

Туре	$V_{\text{DSS}}$	R <sub>DS(on)</sub> max	I <sub>D</sub>	Pw
STD6N95K5	950 V	< 1.25 Ω		90 W
STF6N95K5			5 A	25 W
STP6N95K5	930 V	< 1.25 32		90 W
STW6N95K5				90 W

- DPAK worldwide best R<sub>DS(on)</sub>
- Worldwide best FOM (figure of merit)
- Ultra low gate charge
- 100% avalanche tested
- Zener-protected

### Application

Switching applications

### Description

SuperMESH 5<sup>™</sup> is a revolutionary avalancherugged very high voltage Power MOSFET technology based on an innovative proprietary vertical structure. The result is a drastic reduction in on-resistance and ultra low gate charge for applications which require superior power density and high efficiency.


Table 1	Device	
Table 1.	Device	summary

Table I. Device sum	nary		
Order codes	Marking	Package	Packaging
STD6N95K5		DPAK	Tape and reel
STF6N95K5		TO-220FP	
STP6N95K5	6N95K5	TO-220	Tube
STW6N95K5		TO-247	


January 2010

Doc ID 16958 Rev 1

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.



#### Figure 1. Internal schematic diagram



## Contents

1	Electrical ratings	3
2	Electrical characteristics	4
3	Test circuits	6
4	Package mechanical data	7
5	Revision history	12



# 1 Electrical ratings

		Va	lue	
Symbol	Parameter	TO-220, DPAK TO-247	TO-220FP	Unit
V <sub>GS</sub>	Gate- source voltage	±	30	V
۱ <sub>D</sub>	Drain current (continuous) at $T_{C}$ = 25 °C	Į	5	А
۱ <sub>D</sub>	Drain current (continuous) at $T_C = 100 \ ^{\circ}C$	3	.1	А
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	20		A
P <sub>TOT</sub>	Total dissipation at $T_C = 25 \ ^{\circ}C$	90	25	W
I <sub>AR</sub>	Max current during repetitive or single pulse avalanche (pulse width limited by $T_{jmax}$ )	TBD		A
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_J = 25 \text{ °C}, I_D = I_{AS}, V_{DD} = 50 \text{ V}$ )	TBD		mJ
V <sub>ESD(G-S)</sub>	Gate source ESD (HBM-C = 100 pF, R = 1.5 k $\Omega$ )	TBD		V
V <sub>iso</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1 s;T <sub>C</sub> =25 °C)	2500		v
dv/dt (2)	Peak diode recovery voltage slope	TBD		V/ns
T <sub>j</sub> T <sub>stg</sub>	Operating junction temperature Storage temperature	-55 te	o 150	°C

1. Pulse width limited by safe operating area.

2. I\_{SD}  $\leq$  5 A, di/dt  $\leq$  100 A/µs, V<sub>Peak</sub>  $\leq$  V<sub>(BR)DSS</sub>

Table 3. Thermal data

Symbol Parameter			Unit			
Symbol	Farameter		DPAK	TO-247	TO-220FP	Onit
Rthj-case	Thermal resistance junction-case max		1.38		5	°C/W
Rthj-amb	Thermal resistance junction-amb max	62.5		50	62.5	°C/W
Rthj-pcb <sup>(1)</sup>	Thermal resistance junction-pcb max		50			°C/W
Тı	Maximum lead temperature for soldering purpose	300		300		°C

1. When mounted on 1inch<sup>2</sup> FR-4 board, 2 oz Cu



## 2 Electrical characteristics

(T<sub>CASE</sub> = 25 °C unless otherwise specified)

	On/on states					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	950			V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = max rating, V <sub>DS</sub> = Max rating,Tc=125 °C			1 50	μΑ μΑ
I <sub>GSS</sub>	Gate body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20 V			±10	μA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 100 \ \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 2.5 A		1	1.25	Ω

#### Table 4. On/off states

#### Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance	$V_{DS}$ =100 V, f=1 MHz, $V_{GS}$ =0		450		pF
C <sub>oss</sub>	Output capacitance		-	30	-	pF
C <sub>rss</sub>	Reverse transfer capacitance			1		pF
C <sub>o(tr)</sub> <sup>(1)</sup>	Equivalent capacitance time related	$V_{GS} = 0, V_{DS} = 0$ to 720 V	-	TBD	-	pF
C <sub>o(er)</sub> <sup>(2)</sup>	Equivalent capacitance energy related		-	TBD	-	pF
R <sub>G</sub>	Intrinsic gate resistance	f = 1MHz open drain	-	10.5	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 760 V, I <sub>D</sub> = 5 A		11		nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> =10 V	-	TBD	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 3)		TBD		nC

1. Time related is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

2. energy related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub>	Turn-on delay time Rise time Turn-off delay time Fall time	$V_{DD} = 475 \text{ V}, I_D = 2.5 \text{ A}, R_G=4.7 \Omega, V_{GS}=10 \text{ V}$ (see Figure 5)	-	TBD TBD TBD TBD	-	ns ns ns ns

 Table 6.
 Switching times

#### Table 7.Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub>	Source-drain current Source-drain current (pulsed)		-		5 20	mA A
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	I <sub>SD</sub> = 5 A, V <sub>GS</sub> =0	-		1.5	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	I <sub>SD</sub> = 5 A, V <sub>DD</sub> = 60 V di/dt = 100 A/µs, <i>(see Figure 4)</i>	-	TBD TBD TBD		ns μC Α
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	I <sub>SD</sub> = 5 A,V <sub>DD</sub> = 60 V di/dt=100 A/μs, Tj=150 °C <i>(see Figure 4)</i>	-	TBD TBD TBD		ns μC Α

1. Pulsed: pulse duration =  $300\mu$ s, duty cycle 1.5%

Table 8. Gate-source Zener di	iode
-------------------------------	------


Symbol	Parameter	Test conditions	Min	Тур.	Max.	Unit
BV <sub>GSO</sub>	Gate-source breakdown voltage	lgs ± 1mA, (open drain)	30	-		V


The built-in-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.



## 3 Test circuits

Figure 2. Switching times test circuit for resistive load







Gate charge test circuit

Figure 3.

Figure 4. Test circuit for inductive load F switching and diode recovery times

















## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: www.st.com. ECOPACK<sup>®</sup> is an ST trademark.



Dim.	mm			
	Min.	Тур.	Max.	
Α	4.4		4.6	
В	2.5		2.7	
D	2.5		2.75	
E	0.45		0.7	
F	0.75		1	
F1	1.15		1.70	
F2	1.15		1.70	
G	4.95		5.2	
G1	2.4		2.7	
н	10		10.4	
L2		16		
L3	28.6		30.6	
L4	9.8		10.6	
L5	2.9		3.6	
L6	15.9		16.4	
L7	9		9.3	
Dia	3		3.2	


#### Figure 8. TO-220FP drawing






Dim	mm			
Dim	Min	Тур	Мах	
A	4.40		4.60	
b	0.61		0.88	
b1	1.14		1.70	
С	0.48		0.70	
D	15.25		15.75	
D1		1.27		
E	10		10.40	
e	2.40		2.70	
e1	4.95		5.15	
F	1.23		1.32	
H1	6.20		6.60	
J1	2.40		2.72	
L	13		14	
L1	3.50		3.93	
L20		16.40		
L30		28.90		
ØP	3.75		3.85	
Q	2.65		2.95	






	TO-247 mechanical data				
Dim.	mm.				
Dim.	Min.	Тур.	Max.		
A	4.85		5.15		
A1	2.20		2.60		
b	1.0		1.40		
b1	2.0		2.40		
b2	3.0		3.40		
С	0.40		0.80		
D	19.85		20.15		
E	15.45		15.75		
е		5.45			
L	14.20		14.80		
L1	3.70		4.30		
L2		18.50			
øP	3.55		3.65		
øR	4.50		5.50		
S		5.50			





	TO-252 (DPAK) mechanical data			
DIM.	mm.			
DIW.	min.	typ	max.	
A	2.20		2.40	
A1	0.90		1.10	
A2	0.03		0.23	
b	0.64		0.90	
b4	5.20		5.40	
с	0.45		0.60	
c2	0.48		0.60	
D	6.00		6.20	
D1		5.10		
E	6.40		6.60	
E1		4.70		
е		2.28		
e1	4.40		4.60	
Н	9.35		10.10	
L	1			
L1		2.80		
L2		0.80		
L4	0.60		1	
R		0.20		
V2	0 <sup>o</sup>		8 °	



# 5 Revision history

#### Table 10.Document revision history

Date	Revision	Changes
12-Jan-2010	1	First release.



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 16958 Rev 1