

5.1V +12V REGULATOR WITH DISABLE AND RESET

- OUTPUT CURRENTS UP TO 1A
- FIXED PRECISION OUTPUT 1 VOLTAGE
5.1V +/- 2%
- FIXED PRECISION OUTPUT 2 VOLTAGE
12V +/- 2%
- OUTPUT 1 WITH RESET FACILITY
- OUTPUT 2 WITH DISABLE BY TTL INPUT
- SHORT CIRCUIT PROTECTION AT BOTH OUTPUTS
- THERMAL PROTECTION
- LOW DROP OUTPUT VOLTAGE
- AVAILABLE ALSO IN HEPTAWATT PACKAGE
IN TWO VERSIONS : TDA8138A (DISABLE ONLY), TDA8138B (RESET ONLY)


DESCRIPTION

The TDA8138 is a monolithic dual positive voltage regulator designed to provide fixed precision output voltages of 5.1V and 12V at currents up to 1A.


An internal reset circuit generates a reset pulse when the output 1 decrease below the regulated voltage value (for TDA8138 and TDA8138B).

Output 2 can be disabled by TTL input (for TDA8138 and TDA8138A).


Short circuit and thermal protections are included in all the versions.



PIN CONNECTIONS



BLOCK DIAGRAM (SIP9 package)



8138-02 EPS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{IN}	DC Input Voltage Pin 1	20	V
V _{DIS}	Disable Input Voltage Pin 3 (Heptawatt) or Pin 4 (SIP9)	20	V
V _{RST}	Output Voltage at Pin 6 (SIP9) or Pin 5 (Heptawatt)	20	V
I _{O1,2}	Output Currents	Internally Limited	
P _T	Power Dissipation	Internally Limited	
T _{stg}	Storage Temperature	-65 to +150	°C
T _J	Junction Temperature	0 to +150	°C

8138-01 TAB

THERMAL DATA

Symbol	Parameter	Value	Unit
R _{th} (j-c)	Maximum Thermal Resistance Junction-case for SIP9	8	°C/W
	Maximum Thermal Resistance Junction-case for Heptawatt	3	°C/W
R _{th} (j-a)	Maximum Thermal Resistance Junction-ambient for SIP9	60	°C/W
T _J	Maximum Recommended Junction Temperature	130	°C

8138-02 TAB

ELECTRICAL CHARACTERISTICS ($V_{IN1} = 7V$, $V_{IN2} = 14V$, $T_j = 25^\circ C$, unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{O1}	Output Voltage	$I_{O1} = 10mA$	5	5.1	5.2	V
V_{O2}	Output Voltage	$I_{O2} = 10mA$	11.76	12	12.24	V
V_{O1}	Output Voltage	$7V < V_{IN1} < 14V$ $14 < V_{IN2} < 18V$	4.9		5.3	V
V_{O2}	Output Voltage	$5mA < I_{O1,2} < 750mA$	11.5		12.5	V
$V_{IO1,2}$	Dropout Voltage	$I_{O1,2} = 750mA$ $I_{O1,2} = 1A$			1.4 2	V V
$V_{O1,2LI}$	Line Regulation	$7V < V_{IN1} < 14V$ $14 < V_{IN2} < 18V$ $I_{O1,2} = 200mA$			50 120	mV mV
$V_{O1,2LO}$	Load Regulation	$5mA < I_{O1} < 0.6A$ $5mA < I_{O2} < 0.6A$			100 250	mV mV
I_Q	Quiescent Current	$I_{O1} = 10mA$ Output 2 Disabled			2	mA
V_{O1RST}	Reset Threshold Voltage	$K = V_{O1}$	$K - 0.4$	$K - 0.25$	$K - 0.1$	V
V_{RTH}	Reset Threshold Hysteresis	See circuit description	20	50	75	mV
t_{RD}	Reset Pulse Delay	$C_e = 100nF$ See circuit description		25		ms
V_{RL}	Saturation Voltage in Reset Condition	$I_S = 5mA$			0.4	V
I_{RH}	Leakage Current in Normal Condition (at Pin 6 for SIP9 or Pin 5 for Heptawatt)	$V_5 = 10V$			10	μA
$K_{O1,2}$	Output Voltage Thermal Drift	$T_j = 0 \text{ to } 125^\circ C$ $K_O = \frac{\Delta V_O}{\Delta T} \cdot 10^6$		100		ppm/ $^\circ C$
$I_{O1,2SC}$	Short Circuit Output Current	$V_{IN1} = 7V$, $V_{IN2} = 14V$ $V_{IN1,2} = 16V$ (see Note)			1.6 1	A A
V_{DISH}	Disable Voltage High (out 2 active)		2			V
V_{DISL}	Disable Voltage Low (out 2 disabled)				0.8	V
I_{BIS}	Disable Bias Current	$0V < V_{DIS} < 7V$	-100		2	μA
T_{Jsd}	Junction Temperature for Thermal Shut Down				145	$^\circ C$

Note : Safe permanent short-circuit is only guaranteed for input voltages up to 16V

8138-03 TAB

CIRCUIT DESCRIPTION

The TDA8138 is a dual voltage regulator with Reset and Disable (TD8138A : Disable only, TDA8138B : Reset only).

The two regulation parts are supplied from one voltage reference circuit trimmed by zener zap during EWS test.

Since the supply voltage of this last is connected at Pin 1 (V_{IN1}), the regulator 2 will not work if Pin 1 is not supplied.

The outputs stage have been realized in darlington configuration with a drop typical 1.2V.

The disable circuit, switch-off the output 2 if a voltage lower than 0.8V is applied at Pin 3 (Hepta-


watt) or Pin 4 (SIP9)

The Reset circuit checks the voltage at the output 1. If this one goes below $V_{OUT} - 0.25V$ (4.85V typ.), the comparator "a" (see Figure 1) discharges rapidly the capacitor C_e and the reset output goes at once Low. When the voltage at the out1 rises above $V_{OUT} - 0.2V$ (4.9V typ.), the voltage V_{Ce} increases linearly to 2.5V corresponding to a delay

$$t_d \text{ following the law : } t_d = \frac{C_e \cdot 2.5V}{10\mu A} \text{ (see Figure 2),}$$


then the reset output goes high again. To avoid gliches in the reset output, the second comparator "b" has a large hysteresis (1.9V).

Figure 1




8138-03 EPS

Figure 2



8138-04 EPS

TYPICAL APPLICATION (SIP9 package)



8138-05 EPS