



# Cap-Free, NMOS, 250mA Low Dropout Regulator with Reverse Current Protection

#### **FEATURES**

- Stable with No Output Capacitor or Any Value or Type of Capacitor
- Input Voltage Range: 1.7V to 5.5V
- Ultralow Dropout Voltage: 40mV Typ at 250mA
- Excellent Load Transient Response—with or without Optional Output Capacitor
- New NMOS Topology Provides Low Reverse Leakage Current
- Low Noise: 30μV<sub>RMS</sub> Typ (10kHz to 100kHz)
- 0.5% Initial Accuracy
- 1% Overall Accuracy (Line, Load, and Temperature)
- Less Than 1µA Max Io in Shutdown Mode
- Thermal Shutdown and Specified Min/Max Current Limit Protection
- Available in Multiple Output Voltage Versions
  - Fixed Outputs of 1.2V, 1.5V, 1.6V, 1.8V, 2.5V, 3.0V, 3.3V, and 5.0V
  - Adjustable Outputs From 1.20V to 5.5V
  - Custom Outputs Available


#### **APPLICATIONS**


- Portable/Battery-Powered Equipment
- Post-Regulation for Switching Supplies
- Noise-Sensitive Circuitry such as VCOs
- Point of Load Regulation for DSPs, FPGAs, ASICs, and Microprocessors

#### **DESCRIPTION**

The TPS732xx family of low-dropout (LDO) voltage regulators uses a new topology: an NMOS pass element in a voltage-follower configuration. This topology is stable using output capacitors with low ESR, and even allows operation without a capacitor. It also provides high reverse blockage (low reverse current) and ground pin current that is nearly constant over all values of output current.

The TPS732xx uses an advanced BiCMOS process to yield high precision while delivering very low dropout voltages and low ground pin current. Current consumption, when not enabled, is under  $1\mu$ A and ideal for portable applications. The extremely low output noise ( $30\mu V_{RMS}$  with  $0.1\mu$ F  $C_{NR}$ ) is ideal for powering VCOs. These devices are protected by thermal shutdown and foldback current limit.





Typical Application Circuit for Fixed-Voltage Versions



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **ORDERING INFORMATION**

PRODUCT	V <sub>OUT</sub> <sup>(1)</sup>	PACKAGE-LEAD (DESIGNATOR) <sup>(2)</sup>	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY			
		SOT23-5 (DBV)	-40°C to +125°C	חורס	TPS73201DBVT	Tape and Reel, 250			
TPS73201	Adjustable	30123-5 (DBV)	-40°C (0 +125°C	PJEQ	TPS73201DBVR	Tape and Reel, 3000			
17573201	or 1.2V <sup>(3)</sup>	SOT223-5 (DCQ)	-40°C to +125°C	PS73201	TPS73201DCQT	Tube, 80			
		301223-3 (DCQ)	-40 C t0 +125 C	P3/3201	TPS73201DCQR	Tape and Reel, 2500			
		SOT23-5 (DBV)	-40°C to +125°C	T38	TPS73215DBVT	Tape and Reel, 250			
TPS73215	1.5V	30123-3 (DBV)	-40 0 10 +123 0	130	TPS73215DBVR	Tape and Reel, 3000			
173/3213	1.50	SOT223-5 (DCQ)	-40°C to +125°C	PS73215	TPS73215DCQT	Tube, 80			
		301223-3 (DCQ)	-40 C t0 +125 C	F3/3213	TPS73215DCQR	Tape and Reel, 2500			
TPS73216	1.6V	SOT23-5 (DBV)	-40°C to +125°C	T50	TPS73216DBVT	Tape and Reel, 250			
17373210	1.00	30123-3 (DBV)	-40 C t0 +125 C	130	TPS73216DBVR	Tape and Reel, 3000			
	1.8V	SOT23-5 (DBV)	-40°C to +125°C	T37	TPS73218DBVT	Tape and Reel, 250			
TPS73218		SO123-5 (DBV)		137	TPS73218DBVR	Tape and Reel, 3000			
17373210		SOT223-5 (DCQ)	-40°C to +125°C	PS73218	TPS73218DCQT	Tube, 80			
		301223-3 (DOQ)			TPS73218DCQR	Tape and Reel, 2500			
	2.5V	SOT23-5 (DBV)	-40°C to +125°C	T36	TPS73225DBVT	Tape and Reel, 250			
TPS73225		30123-3 (DBV)	-40 C t0 +125 C	130	TPS73225DBVR	Tape and Reel, 3000			
11 373223		SOT223-5 (DCQ)	-40°C to +125°C	PS73225	TPS73225DCQT	Tube, 80			
					TPS73225DCQR	Tape and Reel, 2500			
	3.0V	3.0V	3.0V	SOT23-5 (DBV)	-40°C to +125°C	T39	TPS73230DBVT	Tape and Reel, 250	
TPS73230				3.0V	, ,	-40 0 10 +125 0	139	TPS73230DBVR	Tape and Reel, 3000
17373230					3.0 V	SOT223-5 (DCQ)	-40°C to +125°C	PS73230	TPS73230DCQT
		301223-3 (DCQ)	-40°C t0 +125°C	1 373230	TPS73230DCQR	Tape and Reel, 2500			
		SOT23-5 (DBV) -40°C to +125°C	T40	TPS73233DBVT	Tape and Reel, 250				
TPS73233	3.3V	30123-3 (DDV)	-40°C to +125°C	140	TPS73233DBVR	Tape and Reel, 3000			
11 373233	3.3V	SOT223-5 (DCQ)	-40°C to +125°C	PS73233	TPS73233DCQT	Tube, 80			
				P3/3233	TPS73233DCQR	Tape and Reel, 2500			
		SOT23-5 (DBV)	-40°C to +125°C	T41	TPS73250DBVT	Tape and Reel, 250			
TPS73250	5.0V	30123-3 (DBV)		171	TPS73250DBVR	Tape and Reel, 3000			
11 07 3230		SOT223-5 (DCQ)	-40°C to +125°C	PS73250	TPS73250DCQT	Tube, 80			
					TPS73250DCQR	Tape and Reel, 2500			

Custom output voltages from 1.3V to 4V in 100mV increments are available on a quick-turn basis for prototyping. Production quantities are available; minimum order quantities apply. Contact factory for details and availability.

For the most current specification and package information, refer to the Package Option Addendum located at the end of this datasheet.

For fixed 1.2V operation, tie FB to OUT.





#### **ABSOLUTE MAXIMUM RATINGS**

over operating junction temperature range unless otherwise noted(1)

	TPS732xx	UNIT
V <sub>IN</sub> range	-0.3 to 6.0	V
V <sub>EN</sub> range	-0.3 to 6.0	V
V <sub>OUT</sub> range	-0.3 to 5.5	V
Peak output current	Internally limited	
Output short-circuit duration	Indefinite	
Continuous total power dissipation	See Dissipation Ratings Ta	ble
Junction temperature range, T <sub>J</sub>	-55 to +150	°C
Storage temperature range	-65 to +150	°C
ESD rating, HBM	2	kV
ESD rating, CDM	500	V

<sup>(1)</sup> Stresses beyond those listedunder absolute maximum ratingsmay cause permanent damage to the device. These are stress ratings only, andfunctional operation of the device at these or any other conditions beyondthose indicated under the Electrical Characteristics is not implied. Exposureto absolute maximum rated conditions for extended periods may affect devicereliability.

### POWER DISSIPATION RATINGS(1)

BOARD	PACKAGE	R <sub>⊝JC</sub>	$R_{\ThetaJA}$	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	$\begin{aligned} &\textbf{T}_{\textbf{A}} \leq \textbf{25}^{\circ}\textbf{C} \\ &\textbf{POWER RATING} \end{aligned}$	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
Low-K <sup>(2)</sup>	DBV	64°C/W	255°C/W	3.9mW/°C	390mW	215mW	155mW
High-K (3)	DBV	64°C/W	180°C/W	5.6mW/°C	560mW	310mW	225mW
Low-K <sup>(2)</sup>	DCQ	15°C/W	53°C/W	18.9mW/°C	1.89W	1.04W	0.76W

- (1) See Power Dissipation in the Applications section formore information related to thermal design.
- (2) The JEDEC Low-K (1s) boarddesign used to derive this data was a 3 inch x 3 inch, two-layer board with 2-ounce copper traces on top of the board.
- (3) The JEDEC High-K (2s2p)board design used to derive this data was a 3 inch x 3 inch, multilayer boardwith 1-ounce internal power and ground planes and 2-ounce copper traces on thetop and bottom of the board.



#### **ELECTRICAL CHARACTERISTICS**

Over operating temperature range (T $_J$  = -40°C to +125°C),  $V_{IN}$  =  $V_{OUT(nom)}$  + 0.5 $V^{(1)}$ ,  $I_{OUT}$  = 10mA,  $V_{EN}$  = 1.7V, and  $C_{OUT}$  = 0.1 $\mu$ F, unless otherwise noted. Typical values are at  $T_J$  = 25°C.

PARAMETER			Т	EST CONDITIONS	MIN	TYP	MAX	UNIT		
V <sub>IN</sub>	Input voltage range	(1)			1.7		5.5	V		
$V_{FB}$	Internal reference (7	ΓPS73201)	$T_J = 25^{\circ}C$		1.198	1.20	1.210	V		
	Output voltage rang	e (TPS73201) <sup>(2)</sup>			$V_{FB}$		5.5-V <sub>DO</sub>	V		
V <sub>OUT</sub>	Accuracy <sup>(1)</sup>	Nominal	$T_J = 25^{\circ}C$		-0.5		+0.5			
VOU1		V <sub>IN</sub> , I <sub>OUT</sub> , and T	V <sub>OUT</sub> + 0.5° 10 mA ≤ I <sub>O</sub>	V ≤ V <sub>IN</sub> ≤ 5.5V; <sub>UT</sub> ≤ 250mA	-1.0	±0.5	+1.0	%		
$\Delta V_{OUT}\%/\Delta V_{IN}$	Line regulation (1)		V <sub>OUT(nom)</sub> +	$0.5V \le V_{IN} \le 5.5V$		0.01				
A)/ 0//AI	Lood regulation		1mA ≤ I <sub>OUT</sub>	≤ 250mA		0.002		0/ /~ Λ		
ΔV <sub>OUT</sub> %/ΔI <sub>OUT</sub>	Load regulation		$10mA \le I_{OU}$	<sub>IT</sub> ≤ 250mA		0.0005		%/mA		
V <sub>DO</sub>	Dropout voltage <sup>(3)</sup> (V <sub>IN</sub> = V <sub>OUT</sub> (nom) - 0.1V)		I <sub>OUT</sub> = 250r	mA		40		mV		
Z <sub>O</sub> (DO)	Output impedance in dropout		$1.7 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{OUT}} + \text{V}_{\text{DO}}$			0.25		Ω		
I <sub>CL</sub>	Output current limit		V <sub>OUT</sub> = 0.9	$\times$ V <sub>OUT(nom)</sub>	250	425	600	mA		
I <sub>SC</sub>	Short-circuit current		$V_{OUT} = 0V$			300		mA		
I <sub>REV</sub>	Reverse leakage cu	rrent <sup>(4)</sup> (-I <sub>IN</sub> )	$V_{EN} \le 0.5V$	, 0V≤ V <sub>IN</sub> ≤ V <sub>OUT</sub>		0.1	10	μΑ		
1	Ground pin current		I <sub>OUT</sub> = 10m	A (I <sub>Q</sub> )			550			
I <sub>GND</sub>			I <sub>OUT</sub> = 250r	mA		650	950	μA		
I <sub>SHDN</sub>	Shutdown current (I <sub>GND</sub> )		V <sub>EN</sub> ≤ 0.5V	, V <sub>OUT</sub> ≤ V <sub>IN</sub> ≤ 5.5		0.02	1	μΑ		
I <sub>FB</sub>	FB pin current (TPS	73201)				.1	.3	μΑ		
PSRR	Power-supply rejection ratio		f = 100Hz,	I <sub>OUT</sub> = 250 mA		58		dB		
FSKK	(ripple rejection)		f = 10kHz,	I <sub>OUT</sub> = 250 mA		37		uБ		
V	Output noise voltage		C <sub>OUT</sub> = 10µ	= $10\mu\text{F}$ , No $C_{\text{NR}}$		$27 \times V_{OUT}$		μV <sub>RMS</sub>		
$V_N$	BW = 10Hz - 100kH	lz	$C_{OUT} = 10 \mu F, C_{NR} = 0.01 \mu F$		8.	$8.5 \times V_{OUT}$				
t <sub>STR</sub>	Startup time		V <sub>OUT</sub> = 3V, C <sub>OUT</sub> = 1 μ	$R_L = 30\Omega$ F, $C_{NR} = 0.01 \mu F$		600		μs		
V <sub>EN</sub> (HI)	Enable high (enable	ed)			1.7		$V_{IN}$	V		
V <sub>EN</sub> (LO)	Enable low (shutdov	wn)			0		0.5	V		
I <sub>EN</sub> (HI)	Enable pin current (	enabled)	V <sub>EN</sub> = 5.5V			0.02	0.1	μΑ		
т	Thermal shutdown temperature		Shutdown	utdown Temp increasing		160		°C		
$T_{SD}$			Reset	Temp decreasing		140		°C		
TJ	Operating junction t	emperature			-40		125	°C		

Minimum  $V_{IN} = V_{OUT} + V_{DO}$  or 1.7V, whichever isgreater. TPS73201 is tested at  $V_{OUT} = 2.5$ V.  $V_{DO}$  is not measured for the TPS73214, TPS73215 orTPS73216 since minimum  $V_{IN} = 1.7$ V.

Fixed-voltage versions only;refer to *Applications* section for more information.



#### **FUNCTIONAL BLOCK DIAGRAMS**




Figure 1. Fixed Voltage Version




Table 1. Standard 1% Resistor Values for Common Output Voltages


R <sub>1</sub>	R <sub>2</sub>
Short	Open
23.2kΩ	95.3kΩ
28.0kΩ	56.2kΩ
39.2kΩ	36.5kΩ
44.2kΩ	33.2kΩ
46.4kΩ	30.9kΩ
52.3kΩ	30.1kΩ
78.7kΩ	24.9kΩ
	Short 23.2kΩ 28.0kΩ 39.2kΩ 44.2kΩ 46.4kΩ 52.3kΩ

NOTE:  $V_{OUT} = (R_1 + R_2)/R_2 \times 1.204;$  $R_1 | R_2 = 19k\Omega$  for best accuracy.

Figure 2. Adjustable Voltage Version



#### **PIN ASSIGNMENTS**



#### **TERMINAL FUNCTIONS**

TERMINAL		L				
NAME	SOT23 (DBV) PIN NO.	SOT223 (DCQ) PIN NO.	DESCRIPTION			
IN	1	1	Unregulated input supply			
GND	2	3	Ground			
EN	3	5	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. Refer to the Shutdown section under Applications Information for more details. EN can be connected to IN if not used.			
NR	4	4	Fixed voltage versions only—connecting an external capacitor to this pin bypasses noise generated by the internal bandgap. This allows output noise to be reduced to very low levels.			
FB	4	4	Adjustable voltage version only—this is the input to the control loop error amplifier, and is used to set the output voltage of the device.			
OUT	5	2	Output of the Regulator. There are no output capacitor requirements for stability.			



### **TYPICAL CHARACTERISTICS**

For all voltage versions at  $T_J$ = 25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 0.5V,  $I_{OUT}$  = 10mA,  $V_{EN}$  = 1.7V, and  $C_{OUT}$  = 0.1 $\mu$ F, unless otherwise




Figure 3.




Figure 4. **DROPOUT VOLTAGE vs TEMPERATURE** 

#### DROPOUT VOLTAGE vsOUTPUT CURRENT





Figure 5.






Figure 6.

#### **OUTPUT VOLTAGE ACCURACY HISTOGRAM**




Figure 7.

#### **OUTPUT VOLTAGE DRIFT HISTOGRAM**




Figure 8.



For all voltage versions at  $T_J$ = 25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 0.5V,  $I_{OUT}$  = 10mA,  $V_{EN}$  = 1.7V, and  $C_{OUT}$  = 0.1 $\mu$ F, unless otherwise noted.




Figure 9.




Figure 11.





Figure 13.



25

-25

-50

0

Temperature (°C)

Figure 10.

50

75

100

125

# GROUND PIN CURRENT IN SHUTDOWN VS TEMPERATURE




Figure 12.

#### **CURRENT LIMIT vs TEMPERATURE**





Figure 14.



For all voltage versions at  $T_J$ = 25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 0.5V,  $I_{OUT}$  = 10mA,  $V_{EN}$  = 1.7V, and  $C_{OUT}$  = 0.1 $\mu$ F, unless otherwise noted.



Frequency (Hz)

Figure 15.




Figure 16.




Figure 17.




Figure 18.




Figure 19.





Figure 20.



For all voltage versions at  $T_J$ = 25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 0.5V,  $I_{OUT}$  = 10mA,  $V_{EN}$  = 1.7V, and  $C_{OUT}$  = 0.1 $\mu$ F, unless otherwise noted.






Figure 22.




Figure 23.




Figure 24.




Figure 25.






Figure 26.



For all voltage versions at  $T_J$ = 25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 0.5V,  $I_{OUT}$  = 10mA,  $V_{EN}$  = 1.7V, and  $C_{OUT}$  = 0.1 $\mu$ F, unless otherwise noted.

160






TPS73201 I<sub>FB</sub> vs TEMPERATURE

Figure 27.

Figure 28.








Figure 29.

5μs/div Figure 30.



#### **APPLICATION INFORMATION**

The TPS732xx belongs to a family of new generation LDO regulators that use an NMOS pass transistor to achieve ultra-low-dropout performance, reverse current blockage, and freedom from output capacitor constraints. These features, combined with low noise and an enable input, make the TPS732xx ideal for portable applications. This regulator family offers a wide selection of fixed output voltage versions and an adjustable output version. All versions have thermal and over-current protection, including foldback current limit.

Figure 31 shows the basic circuit connections for the fixed voltage models. Figure 32 gives the connections for the adjustable output version (TPS73201).




Figure 31. Typical Application Circuit for Fixed-Voltage Versions




Figure 32. Typical Application Circuit for Adjustable-Voltage Versions

 $\rm R_1$  and  $\rm R_2$  can be calculated for any output voltage using the formula shown in Figure 32. Sample resistor values for common output voltages are shown in Figure 2. For best accuracy, make the parallel combination of  $\rm R_1$  and  $\rm R_2$  approximately  $\rm 19k\Omega$ .

# INPUT AND OUTPUT CAPACITOR REQUIREMENTS

Although an input capacitor is not required for stability, it is good analog design practice to connect a 0.1µF to 1µF low ESR capacitor across the input supply near the regulator. This counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated or the device is located several inches from the power source.

The TPS732xx does not require an output capacitor for stability and has maximum phase margin with no capacitor. It is designed to be stable for all available types and values of capacitors. In applications where  $V_{\text{IN}}$  -  $V_{\text{OUT}}$  < 0.5V and multiple low ESR capacitors are in parallel, ringing may occur when the product of  $C_{\text{OUT}}$  and total ESR drops below 50n $\Omega$ F. Total ESR includes all parasitic resistances, including capacitor ESR and board, socket, and solder joint resistance. In most applications, the sum of capacitor ESR and trace resistance will meet this requirement.

#### **OUTPUT NOISE**

A precision band-gap reference is used to generate the internal reference voltage,  $V_{REF}.$  This reference is the dominant noise source within the TPS732xx and it generates approximately 32 $\mu$ VRMS (10Hz to 100kHz) at the reference output (NR). The regulator control loop gains up the reference noise with the same gain as the reference voltage, so that the noise voltage of the regulator is approximately given by:

$$V_{\text{N}} = 32 \mu V_{\text{RMS}} \times \frac{(R_{1} + R_{2})}{R_{2}} = 32 \mu V_{\text{RMS}} \times \frac{V_{\text{OUT}}}{V_{\text{REF}}} \tag{1}$$

Since the value of  $V_{\text{REF}}$  is 1.2V, this relationship reduces to:

$$V_{N}(\mu V_{RMS}) = 27 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
 (2)

for the case of no C<sub>NR</sub>.

An internal  $27k\Omega$  resistor in series with the noise reduction pin (NR) forms a low-pass filter for the voltage reference when an external noise reduction capacitor,  $C_{NR}$ , is connected from NR to ground. For  $C_{NR} = 10$ nF, the total noise in the 10Hz to 100kHz bandwidth is reduced by a factor of ~3.2, giving the approximate relationship:

$$V_{N}(\mu V_{RMS}) = 8.5 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
 (3)

for  $C_{NR} = 10nF$ .





This noise reduction effect is shown as RMS Noise Voltage vs  $C_{NR}$  in the Typical Characteristics section.

The TPS73201 adjustable version does not have the noise-reduction pin available. However, connecting a feedback capacitor,  $C_{FB}$ , from the output to the FB pin will reduce output noise and improve load transient performance.

The TPS732xx uses an internal charge pump to develop an internal supply voltage sufficient to drive the gate of the NMOS pass element above  $V_{\text{OUT}}.$  The charge pump generates ~250µV of switching noise at ~2MHz; however, charge-pump noise contribution is negligible at the output of the regulator for most values of  $I_{\text{OUT}}$  and  $C_{\text{OUT}}.$ 

# BOARD LAYOUT RECOMMENDATION TO IMPROVE PSRR AND NOISE PERFORMANCE

To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the PCB be designed with separate ground planes for  $V_{\text{IN}}$  and  $V_{\text{OUT}}$ , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the GND pin of the device.

#### INTERNAL CURRENT LIMIT

The TPS732xx internal current limit helps protect the regulator during fault conditions. Foldback helps to protect the regulator from damage during output short-circuit conditions by reducing current limit when  $V_{OUT}$  drops below 0.5V. See Figure 11 in the Typical Characteristics section for a graph of  $I_{OUT}$  vs  $V_{OUT}$ .

#### **SHUTDOWN**

The Enable pin is active high and is compatible with standard TTL-CMOS levels.  $V_{EN}$  below 0.5V (max) turns the regulator off and drops the ground pin current to approximately 10nA. When shutdown capability is not required, the Enable pin can be connected to  $V_{IN}$ . When a pull-up resistor is used, and operation down to 1.8V is required, use pull-up resistor values below 50 k $\Omega$ .

#### **DROPOUT VOLTAGE**

The TPS732xx uses an NMOS pass transistor to achieve extremely low dropout. When  $(V_{\text{IN}}$  -  $V_{\text{OUT}})$  is less than the dropout voltage  $(V_{\text{DO}})$ , the NMOS pass device is in its linear region of operation and the input-to-output resistance is the  $R_{\text{DS-ON}}$  of the NMOS pass element.

For large step changes in load current, the TPS732xx requires a larger voltage drop from  $V_{\text{IN}}$  to  $V_{\text{OUT}}$  to avoid degraded transient response. The boundary of this transient dropout region is approximately twice the dc dropout. Values of  $V_{\text{IN}}$  -  $V_{\text{OUT}}$  above this line insure normal transient response.

Operating in the transient dropout region can cause an increase in recovery time. The time required to recover from a load transient is a function of the magnitude of the change in load current rate, the rate of change in load current, and the available headroom ( $V_{\text{IN}}$  to  $V_{\text{OUT}}$  voltage drop). Under worst-case conditions [full-scale instantaneous load change with ( $V_{\text{IN}}$  -  $V_{\text{OUT}}$ ) close to dc dropout levels], the TPS732xx can take a couple of hundred microseconds to return to the specified regulation accuracy.

#### TRANSIENT RESPONSE

The low open-loop output impedance provided by the NMOS pass element in a voltage follower configuration allows operation without an output capacitor for many applications. As with any regulator, the addition of a capacitor (nominal value  $1\mu F$ ) from the output pin to ground will reduce undershoot magnitude but increase duration. In the adjustable version, the addition of a capacitor,  $C_{FB}$ , from the output to the adjust pin will also improve the transient response.

The TPS732xx does not have active pull-down when the output is over-voltage. This allows applications that connect higher voltage sources, such as alternate power supplies, to the output. This also results in an output overshoot of several percent if the load current quickly drops to zero when a capacitor is connected to the output. The duration of overshoot can be reduced by adding a load resistor. The overshoot decays at a rate determined by output capacitor  $C_{\text{OUT}}$  and the internal/external load resistance. The rate of decay is given by:

(Fixed voltage version)

$$dV/dt = \frac{V_{OUT}}{C_{OUT} \times 80k\Omega}$$
 (4)

SBVS037F-AUGUST 2003-REVISED SEPTEMBER 2004



(Adjustable voltage version)

$$dV/dt = \frac{V_{OUT}}{C_{OUT} \times 80k\Omega \parallel (R_1 + R_2)}$$
 (5)

#### **REVERSE CURRENT**

The NMOS pass element of the TPS732xx provides inherent protection against current flow from the output of the regulator to the input when the gate of the pass device is pulled low. To ensure that all charge is removed from the gate of the pass element, the enable pin must be driven low before the input voltage is removed. If this is not done, the pass element may be left on due to stored charge on the gate.

After the enable pin is driven low, no bias voltage is needed on any pin for reverse current blocking. Note that reverse current is specified as the current flowing out of the IN pin due to voltage applied on the OUT pin. There will be additional current flowing into the OUT pin due to the  $80k\Omega$  internal resistor divider to ground (see Figure 1 and Figure 2).

For the TPS73201, reverse current may flow when  $V_{\text{FB}}$  is more than 1.0V above  $V_{\text{IN}}$ .

#### THERMAL PROTECTION

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This limits the dissipation of the regulator, protecting it from damage due to overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good

reliability, thermal protection should trigger at least 35°C above the maximum expected ambient condition of your application. This produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS732xx has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS732xx into thermal shutdown will degrade device reliability.

#### POWER DISSIPATION

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are shown in the Power Dissipation Ratings table. Using heavier copper will increase the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers will also improve the heat-sink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation is equal to the product of the output current times the voltage drop across the output pass element ( $V_{IN}$  to  $V_{OUT}$ ):

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(6)

Power dissipation can be minimized by using the lowest possible input voltage necessary to assure the required output voltage.

#### **Package Mounting**

Solder pad footprint recommendations for the TPS732xx are presented in Application Bulletin Solder Pad Recommendations for Surface-Mount Devices (AB-132), available from the Texas Instruments web site at www.ti.com.





30-Sep-2004 www.ti.com

#### **PACKAGING INFORMATION**

ORDERABLE DEVICE	STATUS(1)	PACKAGE TYPE	PACKAGE DRAWING	PINS	PACKAGE QTY
TPS73201DBVR	ACTIVE	SOP	DBV	5	3000
TPS73201DBVT	ACTIVE	SOP	DBV	5	250
TPS73201DCQ	ACTIVE	SOP	DCQ	6	78
TPS73201DCQR	ACTIVE	SOP	DCQ	6	2500
TPS73215DBVR	ACTIVE	SOP	DBV	5	3000
TPS73215DBVT	ACTIVE	SOP	DBV	5	250
TPS73215DCQ	ACTIVE	SOP	DCQ	6	78
TPS73215DCQR	ACTIVE	SOP	DCQ	6	2500
TPS73216DBVR	ACTIVE	SOP	DBV	5	3000
TPS73216DBVT	ACTIVE	SOP	DBV	5	250
TPS73218DBVR	ACTIVE	SOP	DBV	5	3000
TPS73218DBVT	ACTIVE	SOP	DBV	5	250
TPS73218DCQ	ACTIVE	SOP	DCQ	6	78
TPS73218DCQR	ACTIVE	SOP	DCQ	6	2500
TPS73225DBVR	ACTIVE	SOP	DBV	5	3000
TPS73225DBVT	ACTIVE	SOP	DBV	5	250
TPS73225DCQ	ACTIVE	SOP	DCQ	6	78
TPS73225DCQR	ACTIVE	SOP	DCQ	6	2500
TPS73230DBVR	ACTIVE	SOP	DBV	5	3000
TPS73230DBVT	ACTIVE	SOP	DBV	5	250
TPS73230DCQ	ACTIVE	SOP	DCQ	6	78
TPS73230DCQR	ACTIVE	SOP	DCQ	6	2500
TPS73233DBVR	ACTIVE	SOP	DBV	5	3000
TPS73233DBVT	ACTIVE	SOP	DBV	5	250
TPS73233DCQ	ACTIVE	SOP	DCQ	6	78
TPS73233DCQR	ACTIVE	SOP	DCQ	6	2500
TPS73250DBVR	ACTIVE	SOP	DBV	5	3000
TPS73250DBVT	ACTIVE	SOP	DBV	5	250
TPS73250DCQ	ACTIVE	SOP	DCQ	6	78
TPS73250DCQR	ACTIVE	SOP	DCQ	6	2500

(1) The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.


NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

# DBV (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- C. Body dimensions do not include mold fla D. Falls within JEDEC MO—178 Variation AA. Body dimensions do not include mold flash or protrusion.



# DCQ (R-PDSO-G6)

## PLASTIC SMALL-OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Controlling dimension in inches.
- Body length and width dimensions are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs, and interlead flash, but including any mismatch between the top and the bottom of the plastic body.
- Lead width dimension does not include dambar protrusion.
- Lead width and thickness dimensions apply to solder plated leads.
- G. Interlead flash allow 0.008 inch max.
- H. Gate burr/protrusion max. 0.006 inch.
- I. Datums A and B are to be determined at Datum H.
- J. Package dimensions per JEDEC outline drawing TO-261, issue B, dated Feb. 1999.
   This variation is not yet included.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated