

SPECIFICATION

LIQUID CRYSTAL DISPLAY MODULE

Model No. UMSH-7295FD-CS

CUSTOMER : U. R. T. STANDARD

TENTATIVE

APPROVED SIGNATURE			
VERSION NO. 1			

SAMPLE 1

 UNITED RADIANT TECHNOLOGY CORP.

APPROVED BY: _____ DATE: _____

LCM FACTORY: No12,Chien Kuo Road, Taichung Export Processing Zone ,Tantzu,Taichung,Taiwan,R.O.C

TEL:886-4-25314277

FAX:886-4-25340575

SALES OFFICE: 2F,No.19,Lane 768,Pa Teh Road Sec.4,Taipei ,Taiwan,R.O.C

TEL:886-2-27850792

FAX:886-2-27850797

CONTENTS:

Item No	Item	Page
1	Basic Specification	
	1.1 Mechanical Specification	1
	1.2 Display Specification	1
	1.3 Outline Dimension	2
	1.4 Block Diagram	3
	1.5 GRAM Address	4
	1.6 Interface Pin Connection	5
2	Electrical Characteristics	
	2.1 Absolute Maximum Ratings	6
	2.2 DC Characteristics	7
	2.3 AC Characteristics	8
3	Electrical -Optical Characteristics	
	3.1 Condition	13
	3.2 Characteristics	14
4	Control and Display Command	
	4.1 Reset Function	15
	4.2 Instruction Table	17
	4.3 Instruction Descriptions	21
5	Reliability	
	5.1 Environmental Test	37
6	Handling Precautions	38



1. Basic Specifications

1-1 Mechanical specifications:


Items	Nominal Dimension	Unit
Dot Matrix	120RGB X 160 DOTS	-
Module Size (W × H × T)	40.1 X 59.15 X 3.9	mm.
Viewing Area (W × H)	28.6 X 37.5	mm.
Active Area (W × H)	26.625 X 35.505	mm.
Dot Size (W × H)	0.207 X 0.207	mm
Dot Pitch (W × H)	0.222 X 0.222	mm.
Driving Method	1/160	Duty
	1/12	Bias
Driving IC Assembly	TAB	-

1-2 Display Specifications:

Display	Descriptions	Note
LCD Type	COLOR STN (4096 color)	
LCD Mode	Negative	
Polarizer Mode	Transflective	
Polarizer UV - Cutting	With	
Polarizer Surface	Anti-glare	
Background Color	Black	
Backlight Type	LED	
Backlight Color	White	
Viewing Angle	6 O'clock Direction	

* Expore the driver IC under blaze (luminosity over than 1 cd) when using the LCM may cause IC operating failure

1-3 Outline Dimension




NOTE :

1. LCD : COLOR STN, TRANSFLECTIVE TYPE, NEGATIVE
2. ANTI GLARE TYPE
3. VIEWING DIRECTION : 6 O'CLOCK
4. Top : $-20 \sim 70$ °C ; Tst : $-30 \sim 80$ °C
5. VOP : 16.0 V , 1/160 DUTY , 1/12 BIAS
6. IC : HM17CM4096-02M
7. VLED : 5.0 V ; 3 PCS LED CHIP (WHITE)



1-4 Block Diagram



1-5 GRAM Address

RAM Map 1 (4096 color mode)

MODE	WLS	ABS	HSW	REF	SEG0						SEG1						SEG126						SEG127																									
					Palette R		Palette G		Palette B		Palette R		Palette G		Palette B		Palette R		Palette G		Palette B		Palette R		Palette G		Palette B																					
					R3	R2	R1	R0	G3	G2	G1	G0	B3	B2	B1	B0	R3	R2	R1	R0	G3	G2	G1	G0	B3	B2	B1	B0	R3	R2	R1	R0	G3	G2	G1	G0	B3	B2	B1	B0								
16 bit	1	0	X	0	X=00H						X=01H						X=7EH						X=7FH																									
					X=7FH						X=7EH						X=01H						X=00H																									
	1	1	X	0	X=00H						X=01H						X=7EH						X=7FH																									
					X=7FH						X=7EH						X=01H						X=00H																									
8 bit	0	0	0	0	X=00H		X=01H		X=02H		X=03H		X=FCH		X=FDH		X=FEH		X=FFH		X=00H		X=01H		X=02H		X=03H		X=00H		X=01H																	
					X=FEH		X=FFH		X=FCH		X=FDH		X=02H		X=03H		X=00H		X=01H		X=02H		X=03H		X=00H		X=01H		X=02H		X=03H		X=00H		X=01H													
	0	1	0	0	X=00H		X=01H		X=02H		X=03H		X=FCH		X=FDH		X=FEH		X=FFH		X=00H		X=01H		X=02H		X=03H		X=00H		X=01H																	
					X=FEH		X=FFH		X=FCH		X=FDH		X=02H		X=03H		X=00H		X=01H		X=02H		X=03H		X=00H		X=01H		X=02H		X=03H		X=00H		X=01H													
	0	X	1	0	X=00H						X=01H						X=02H						X=BDH						X=BEH						X=BFH													
					X=FEH(L)						X=BFH						X=BDH						X=BEH(H)						X=01H(L)						X=02H						X=00H						X=01H(H)	
	0	X	1	1	X=00H						X=01H						X=02H						X=BDH						X=BEH						X=BFH													
					X=FEH(L)						X=BFH						X=BDH						X=BEH(H)						X=01H(L)						X=02H						X=00H						X=01H(H)	

RAM Map 2 (256 color mode)

MODE	WLS	ABS	HSW	REF	C256	SEG0						SEG1						SEG126						SEG127																	
						Palette R		Palette G		Palette B		Palette R		Palette G		Palette B		Palette R		Palette G		Palette B		Palette R		Palette G		Palette B													
						R3	R2	R1	R0	G3	G2	G1	G0	B3	B2	B1	B0	R3	R2	R1	R0	G3	G2	G1	G0	B3	B2	B1	B0	R3	R2	R1	R0	G3	G2	G1	G0	B3	B2	B1	B0
assignment																																									
8 bit	0	X	X	0	1	X=00H						X=01H						X=7EH						X=7FH																	
						X=7FH						X=7EH						X=01H						X=00H																	

- Remark 1) The LSB bit of remained vacant bits under 256 color mode fill up with "1".
- Remark 2) Be careful at the difference between 256 color mode and fix 8 gradation mode (fixed 256 color mode).
- Remark 3) There is no data compatibility between that was written at C256 = "0" and that was done at C256 = "1".
- Remark 4) The 16 bit access mode is not available under 256 color mode but only 8 bit access is possible.

1-6 Interface Pin Connection:

Pin No.	Pin Symbol	I/O	Connected to	Description
1	VDD	-	Power supply	Power supply VDD:3V.
2	/RES	I	MPU	Reset pin.
3	/CS	I	MPU	Chip select input for color screen.
4	RS	I	MPU	Data\command selection.
5	VSS	-	Power supply	Power supply GND.
6	/WR	I	MPU	Write select input.
7	/RD	I	MPU	Read select input
8	DB0	I/O	MPU	Data bit0.
9	DB1	I/O	MPU	Data bit1.
10	DB2	I/O	MPU	Data bit2.
11	DB3	I/O	MPU	Data bit3.
12	DB4	I/O	MPU	Data bit4.
13	DB5	I/O	MPU	Data bit5.
14	DB6	I/O	MPU	Data bit6.
15	DB7	I/O	MPU	Data bit7.
16	DB8	I/O	MPU	Data bit8.
17	DB9	I/O	MPU	Data bit9.
18	DB10	I/O	MPU	Data bit10.
19	DB11	I/O	MPU	Data bit11.
20	DB12	I/O	MPU	Data bit12.
21	DB13	I/O	MPU	Data bit13.
22	DB14	I/O	MPU	Data bit14.
23	DB15	I/O	MPU	Data bit15.
24	LEDA	-	LED Power supply	LED backlight anode input (+5V).
25	LEDK	-	LED Power supply	LED backlight cathode input (0V).

2. Electrical Characteristics

2.1 Absolute Maximum Ratings

(GND = 0V)

Items	Symbol	Min.	Max.	Unit
Supply voltage for logics	VDD	-0.3	+4.0	V
Supply voltage for driving LCD	V _{LCD}	-0.3	+20	V
Input voltage	V _{IN}	-0.3	VDD+0.3	V
Operating temperature range	T _{OP}	-20	70	
Storage temperature range	T _{ST}	-30	80	

2.2 DC Characteristics

(VCC=3.0± 0.5V,GND=0V, T_a=25)

Items	Symbol	Min.	Typ.	Max.	Unit	Condition
Supply voltage (Logic)	V _{CC}	-	3.0	-	V	
Supply voltage (LCD)	V _{OP}	15.7	16.0	16.3	V	*NOTE1
Input high level voltage	V _{IH}	0.8VDD	-	VDD	V	
Input low level voltage	V _{IL}	0	-	0.2VDD	V	
Power supply current (VDD)	I _{CC}	-	4.0	8.0	mA	*NOTE2
Power supply current (LED)	I _{led}	-	35.0	-	mA	*NOTE2

*NOTE1 : Min. and Max. Voltage is specified as the voltage within the condition of operational temperature range -20 ~ 70 .

Typ. Voltage is specified as module driving condition: T_a=25 .

*NOTE2 :

Measuring Condition:

Standard Value MAX.

T_a = 25

VDD-VSS = 3.0V

V_{IOUT}-VSS = V_{OP} at optimum contrast


Duty = 1/160 Duty

Bias = 1/12 Bias

Display Pattern = Checkered pattern

2.3 AC Characteristic

SYSTEM BUS READ / WRITE TIMING (80 series CPU interface)



($V_{DD}=2.5-3.3V$, $T_a=-30-+85^{\circ}C$)

ITEM	SYMBOL	CONDITION	MIN.	MAX.	UNIT	PORT
Address hold timing	t_{AH}		0		ns	\overline{CS}
Address setup timing	t_{AS}		0		ns	\overline{RS}
System cycle timing	t_{CYCL}		90		ns	
Write "L" pulse width	t_{WRLWS}		35		ns	\overline{WR}
Write "H" pulse width	t_{WRHWS}		35		ns	\overline{WR}
Data setup timing	t_{OSS}		30		ns	$D_0 - D_{15}$
Data hold timing	t_{OHS}		5		ns	$D_0 - D_{15}$

($V_{DD}=2.2-2.5V$, $T_a=-30-+85^{\circ}C$)

ITEM	SYMBOL	CONDITION	MIN.	MAX.	UNIT	PORT
Address hold timing	t_{AH}		0		ns	\overline{CS}
Address setup timing	t_{AS}		0		ns	\overline{RS}
System cycle timing	t_{CYCL}		160		ns	
Write "L" pulse width	t_{WRLWS}		70		ns	\overline{WR}
Write "H" pulse width	t_{WRHWS}		70		ns	\overline{WR}
Data setup timing	t_{OSS}		40		ns	$D_0 - D_{15}$
Data hold timing	t_{OHS}		5		ns	$D_0 - D_{15}$


($V_{DD}=1.7-2.2V$, $T_a=-30-+85^{\circ}C$)

ITEM	SYMBOL	CONDITION	MIN.	MAX.	UNIT	PORT
Address hold timing	t_{AH}		0		ns	\overline{CS}
Address setup timing	t_{AS}		0		ns	\overline{RS}
System cycle timing	t_{CYCL}		180		ns	
Write "L" pulse width	t_{WRLWS}		80		ns	\overline{WR}
Write "H" pulse width	t_{WRHWS}		80		ns	\overline{WR}
Data setup timing	t_{OSS}		70		ns	$D_0 - D_{15}$
Data hold timing	t_{OHS}		10		ns	$D_0 - D_{15}$

notice) All timing reference is 20% and 80% of V_{DD} and 80%.



(READ TIMING)



($V_{DD}=2.5\sim 3.3V$, $T_a=-30\sim +85^{\circ}C$)

ITEM	SYMBOL	CONDITION	MIN.	MAX.	UNIT	PORT
Address hold timing	t_{AHB}		0		ns	\overline{CS}
Address setup timing	t_{ASB}		0		ns	RS
System cycle timing	t_{CYCB}		180		ns	\overline{RD}
read "L" pulse width	t_{WRLRH}		80		ns	
read "H" pulse width	t_{WRHRR}		80		ns	
read data output delay time	t_{RDDB}	CL=15pF		60	ns	D ₀ ~ D ₁₅
read data output hold time	t_{RDHB}		0		ns	

($V_{DD}=2.2\sim 2.5V$, $T_a=-30\sim +85^{\circ}C$)

ITEM	SYMBOL	CONDITION	MIN.	MAX.	UNIT	PORT
Address hold timing	t_{AHB}		0		ns	\overline{CS}
Address setup timing	t_{ASB}		0		ns	RS
System cycle timing	t_{CYCB}		180		ns	\overline{RD}
read "L" pulse width	t_{WRLRH}		80		ns	
read "H" pulse width	t_{WRHRR}		80		ns	
read data output delay time	t_{RDDB}	CL=15pF		60	ns	D ₀ ~ D ₁₅
read data output hold time	t_{RDHB}		0		ns	


($V_{DD}=1.7\sim 2.2V$, $T_a=-30\sim +85^{\circ}C$)

ITEM	SYMBOL	CONDITION	MIN.	MAX.	UNIT	PORT
Address hold timing	t_{AHB}		0		ns	\overline{CS}
Address setup timing	t_{ASB}		0		ns	RS
System cycle timing	t_{CYCB}		250		ns	\overline{RD}
read "L" pulse width	t_{WRLRH}		120		ns	
read "H" pulse width	t_{WRHRR}		120		ns	
read data output delay time	t_{RDDB}	CL=15pF		110	ns	D ₀ ~ D ₁₅
read data output hold time	t_{RDHB}		0		ns	

notice) All timing reference is 20% and 80% of V_{DD} and 80%.

Reset Timing Characteristics

RESET INPUT TIMING



($V_{DD}=2.4\sim 3.3V$, $T_a=-30\sim +85^{\circ}C$)


ITEM	SYMBOL	CONDITION	MIN.	MAX.	UNIT	PORT
Reset time	t_R			1.0	μs	
\overline{RES} "L" pulse width	t_{LW}		10.0		μs	\overline{RES}

($V_{DD}=1.7\sim 2.4V$, $T_a=-30\sim +85^{\circ}C$)

ITEM	SYMBOL	CONDITION	MIN.	MAX.	UNIT	PORT
Reset time	t_R			1.5	μs	
\overline{RES} "L" pulse width	t_{LW}		10.0		μs	\overline{RES}

notice) All timing reference is 20% and 80% of V_{DD} and 80%.

Display Control Timing



OUTPUT TIMING

($V_{DD}=2.4-3.3V$, $T_a=-30-+85^{\circ}C$)

ITEM	SYMBOL	CONDITION	MIN.	MAX.	UNIT	PORT
FLM delay timing	t_{DFLM}	CL=15pF	0	500	ns	FLM
FR delay timing	t_{FR}		0	500	ns	FR
CL delay timing	t_{DCL}		0	200	ns	CL


OUTPUT TIMING

($V_{DD}=1.7-2.4V$, $T_a=-30-+85^{\circ}C$)

ITEM	SYMBOL	CONDITION	MIN.	MAX.	UNIT	PORT
FLM delay timing	t_{DFLM}	CL=15pF	0	1000	ns	FLM
FR delay timing	t_{FR}		0	1000	ns	FR
CL delay timing	t_{DCL}		0	200	ns	CL

notice) All timing reference is 20% and 80% of V_{DD} and 80%.

Source Clock Input timing



($V_{DD}=1.7-3.3V$, $T_a=-30-+85^{\circ}C$)

ITEM	SYMBOL	CONDITION	MIN.	MAX.	UNIT	PORT
OSC ₁ "H" pulse width (1)	t_{CKH1}		0.555	0.800	μs	OSC ₁
OSC ₁ "L" pulse width (1)	t_{CKL1}		0.555	0.800	μs	*1
OSC ₁ "H" pulse width (2)	t_{CKH2}		2.46	3.54	μs	OSC ₁
OSC ₁ "L" pulse width (2)	t_{CKL2}		2.46	3.54	μs	*2
OSC ₁ "H" pulse width (3)	t_{CKH3}		16.9	24.4	μs	OSC ₁
OSC ₁ "L" pulse width (3)	t_{CKL3}		16.9	24.4	μs	*3

notice) All timing reference is 20% and 80% of V_{DD} and 80%.

- *1. Applicable under gradation display, MON="0", PWM="0"
- *2. Applicable under fixed gradation display, MON="0", PWM="1"
- *3. Applicable under BW display, MON="1"

3. Optical Characteristics

3.1 Optical Characteristics

Driving Condition

Item	Voltage	Duty	Bias
Valu	16.0	1/160	1/12

Electrical/Optical Characteristics


No	Item		Symbol/Temp.	MIN.	TYP.	MAX.	Unit.	Remarks	
1	Vop Voltage		-20	-	-	-	V	Note2	
			25	-	-	-			
			70	-	-	-			
2	Response Time		Tr	-20	-	-	ms	Note4	
				25	-	-			-
				70	-	-			-
			Tf	-20	-	-			-
				25	-	-			-
				70	-	-			-
3	Viewing Angle	Front-Rear	Θ1	Φ=270	-	-	deg.	Note1	
		Left-Right	Θ2		-	-			-
4	Contrast Ratio		Cr	25	-	-	-	Note3	

3.2 Definition of Optical Characteristics

Measurement Condition


L: LIGHT SOURCE

PM: LIGHT RECEIVING PHOTOMULTIPLIER TUBE




[Note 1] Definition of Viewing Angle

Viewing Direction: $\approx 270^\circ$




[Note 2] Definition of "Vth"



- (a). V_{th1} : $\approx 270^\circ$, $\theta_1 = 10^\circ$, Selected Waveform 50% Transmittance
- (b). V_{th1} : $\approx 270^\circ$, $\theta_1 = 40^\circ$, Non-selected Waveform 70% Transmittance

[Note 4] Definition of Response Time



Measurement Condition: Viewing Angle: $\theta_2 = 0^\circ$, $\theta_1 = 10^\circ$

[Note 3] Definition of Contrast Ratio

$$(a). \text{ Contrast Ratio} = \frac{\text{Transmittance under Non-selected Waveform}}{\text{Transmittance under Selected Waveform}}$$

(b). Measurement Condition: Viewing Angle: $\theta_2 = 0^\circ$, $\theta_1 = 10^\circ$



4. Control And Display Command

4-1 Reset Function

HM17CM4096 is initialized as following description when $\overline{\text{RES}}$ terminal is set to "L".

INITIAL SETTING CONDITION (default setting)

1. display RAM	: unknown
2. X address	: 00 _H set
3. Y address	: 00 _H set
4. display start line	: 1 line value 0 _H
5. display ON/OFF	: display OFF
6. positive/negative	: positive
7. display duty ratio	: 1/163
8. n line inversion	: n inversion disable
9. COM shift direction	: COM0 → COM ₁₆₁
10. increment mode	: increment OFF
11. REF mode	: positive
12. data SWAP mode	: OFF
13. electric volume	: (0, 0, 0, 0, 0, 0, 0, 0)
14. power circuit	: OFF
15. display mode	: gradation display mode
16. bias ratio	: 1/9 bias
17. gradation palette 0	: (0, 0, 0, 0, 0)
18. gradation palette 1	: (0, 0, 0, 1, 1)
19. gradation palette 2	: (0, 0, 1, 0, 1)
20. gradation palette 3	: (0, 0, 1, 1, 1)
21. gradation palette 4	: (0, 1, 0, 0, 1)
22. gradation palette 5	: (0, 1, 0, 1, 1)
23. gradation palette 6	: (0, 1, 1, 0, 1)
24. gradation palette 7	: (0, 1, 1, 1, 1)
25. gradation palette 8	: (1, 0, 0, 0, 1)
26. gradation palette 9	: (1, 0, 0, 1, 1)
27. gradation palette 10	: (1, 0, 1, 0, 1)
28. gradation palette 11	: (1, 0, 1, 1, 1)
29. gradation palette 12	: (1, 1, 0, 0, 1)
30. gradation palette 13	: (1, 1, 0, 1, 1)
31. gradation palette 14	: (1, 1, 1, 0, 1)
32. gradation palette 15	: (1, 1, 1, 1, 1)
33. gradation mode	: variable mode
34. RAM data length	: 8-bit mode
35. discharge register	: "0"


4-1.1 Discharge Circuit

The discharge circuit of voltage (V_{LCD} , $V_1\sim V_4$) stabilization capacitor is built in the **HM17CM4096**.

To discharge the capacitors, set the DIS register to "1" or set the RES terminal to "L"(discharge when only "L" period). When built-in power supply circuit is used, built-in power supply circuit should be disabled (DCON, AMPON = "0,0") before discharging of the capacitor is executed.

Do not turn on the internal power supply and external power supply (V_{LCD} , $V_1\sim V_4$, V_{OUT}) during discharging is executed.

4-1.2 Power Off



Before turning off the power, be sure to execute HALT or RESET command to make LCD driver output OFF state.

And if the level of V_{EE} and V_{DD} are different (not common but different source), V_{EE} terminal should be turned ON/OFF during V_{DD} terminal voltage maintain voltage level.

4.2 Instruction Table

INSTRUCTION TABLE (1)

INSTRUCTION	CODE (80 series VF)							code								function
	CS	RS	RD	WR	RE ₂	RE ₁	RE ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
Display data write in	0	0	1	0	0/1	0/1	0/1	Write Data								Write in to display RAM
Display data read out	0	0	0	1	0/1	0/1	0/1	Read Data								Read out from display RAM
X address (lower) [0 _H]	0	1	1	0	0	0	0	0	0	0	0	AX ₃	AX ₂	AX ₁	AX ₀	X address setting of display RAM.
X address (upper) [1 _H]	0	1	1	0	0	0	0	0	0	0	1	AX ₇	AX ₆	AX ₅	AX ₄	X address setting of display RAM.
Y address (lower) [2 _H]	0	1	1	0	0	0	0	0	0	1	0	AY ₃	AY ₂	AY ₁	AY ₀	Y address setting of display RAM.
Y address (upper) [3 _H]	0	1	1	0	0	0	0	0	0	1	1	AY ₇	AY ₆	AY ₅	AY ₄	Y address setting of display RAM.
Display start line set (lower) [4 _H]	0	1	1	0	0	0	0	0	1	0	0	LA ₃	LA ₂	LA ₁	LA ₀	RAM Y address setting corresponds to scan start line of common driver.
Display start line set (upper) [5 _H]	0	1	1	0	0	0	0	0	1	0	1	LA ₇	LA ₆	LA ₅	LA ₄	RAM Y address setting corresponds to scan start line of common driver.
N line inversion set (lower) [6 _H]	0	1	1	0	0	0	0	0	1	1	0	N ₃	N ₂	N ₁	N ₀	quantity setting of line inversion
N line inversion set (upper) [7 _H]	0	1	1	0	0	0	0	0	1	1	1	N ₇	N ₆	N ₅	N ₄	quantity setting of line inversion
Display control(1) [8 _H]	0	1	1	0	0	0	0	1	0	0	0	SHIF	MON	ALL ON	ON/OFF	SHIF: common shift direction set. MON: BW/gradation display. ALLON: all on. ON/OFF: display ON/OFF control
Display control(2) [9 _H]	0	1	1	0	0	0	0	1	0	0	1	REV	NLIN	SWAP	REF	REV: display positive / negative. NLIN: n line inversion ON/OFF. SWAP: display data swap. REF: segment positive / negative
Increment control [A _H]	0	1	1	0	0	0	0	1	0	1	0	WIN	AIM	AYI	AXI	WIN: window selection. AIM: increment timing selection. AYI: Y increment. AXI: X increment.
Power control [B _H]	0	1	1	0	0	0	0	1	0	1	1	AMP ON	HALT	DC ON	ACL	AMPON: internal OP Amp. ON. HALT: power save DCON: boosting circuit ON. ACL: reset
LCD duty set [C _H]	0	1	1	0	0	0	0	1	1	0	0	DS ₃	DS ₂	DS ₁	DS ₀	LCD driver duty ratio set
Boosting coefficient set [D _H]	0	1	1	0	0	0	0	1	1	0	1	*	VU ₂	VU ₁	VU ₀	Boosting times set
bias ratio set [E _H]	0	1	1	0	0	0	0	1	1	1	0	*	B ₂	B ₁	B ₀	LCD drive bias set
RE register set [F _H]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST ₂	RE ₂	RE ₁	RE ₀	RE flag set

INSTRUCTION TABLE (2)

INSTRUCTION	CODE (80 series I/F)							code								function
	CS	RS	RD	WR	RE ₂	RE ₁	RE ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
Gradation palette R ₀ ✓R ₀ set (lower) [0 _H]	0	1	1	0	0	0	1	0	0	0	0	PR ₀ / PR ₀₀	PR ₀ / PR ₀₀	PR ₀ / PR ₀₀	PR ₀ / PR ₀₀	Value setting on gradation palette R ₀ (PS=0) / R ₀ (PS=1)
Gradation palette R ₀ ✓R ₀ set (upper) [1 _H]	0	1	1	0	0	0	1	0	0	0	1	*	*	*	PR ₀₄ / PR ₀₄	Value setting on gradation palette R ₀ (PS=0) / R ₀ (PS=1)
Gradation palette R ₁ ✓R ₀ set (lower) [2 _H]	0	1	1	0	0	0	1	0	0	1	0	PR ₀ / PR ₀₀	PR ₀ / PR ₀₀	PR ₀ / PR ₀₀	PR ₀ / PR ₀₀	Value setting on gradation palette R ₁ (PS=0) / R ₀ (PS=1)
Gradation palette R ₁ ✓R ₀ set (upper) [3 _H]	0	1	1	0	0	0	1	0	0	1	1	*	*	*	PR ₀₄ / PR ₀₄	Value setting on gradation palette R ₁ (PS=0) / R ₀ (PS=1)
Gradation palette R ₂ ✓R ₀ set (lower) [4 _H]	0	1	1	0	0	0	1	0	1	0	0	PR ₀ / PR ₀₀	PR ₀ / PR ₀₀	PR ₀ / PR ₀₀	PR ₀ / PR ₀₀	Value setting on gradation palette R ₂ (PS=0) / R ₀ (PS=1)
Gradation palette R ₂ ✓R ₀ set (upper) [5 _H]	0	1	1	0	0	0	1	0	1	0	1	*	*	*	PR ₀₄ / PR ₀₄	Value setting on gradation palette R ₂ (PS=0) / R ₀ (PS=1)
Gradation palette R ₃ ✓R ₀ set (lower) [6 _H]	0	1	1	0	0	0	1	0	1	1	0	PR ₀ / PR ₀₀	PR ₀ / PR ₀₀	PR ₀ / PR ₀₀	PR ₀ / PR ₀₀	Value setting on gradation palette R ₃ (PS=0) / R ₀ (PS=1)
Gradation palette R ₃ ✓R ₀ set (upper) [7 _H]	0	1	1	0	0	0	1	0	1	1	1	*	*	*	PR ₀₄ / PR ₀₄	Value setting on gradation palette R ₃ (PS=0) / R ₀ (PS=1)
Gradation palette R ₄ ✓R ₀ set (lower) [8 _H]	0	1	1	0	0	0	1	1	0	0	0	PR ₀ / PR ₀₀	PR ₀ / PR ₀₀	PR ₀ / PR ₀₀	PR ₀ / PR ₀₀	Value setting on gradation palette R ₄ (PS=0) / R ₀ (PS=1)
Gradation palette R ₄ ✓R ₀ set (upper) [9 _H]	0	1	1	0	0	0	1	1	0	0	1	*	*	*	PR ₀₄ / PR ₀₄	Value setting on gradation palette R ₄ (PS=0) / R ₀ (PS=1)
Gradation palette R ₅ ✓R ₀ set (lower) [A _H]	0	1	1	0	0	0	1	1	0	1	0	PR ₀ / PR ₀₀	PR ₀ / PR ₀₀	PR ₀ / PR ₀₀	PR ₀ / PR ₀₀	Value setting on gradation palette R ₅ (PS=0) / R ₀ (PS=1)
Gradation palette R ₅ ✓R ₀ set (upper) [B _H]	0	1	1	0	0	0	1	1	0	1	1	*	*	*	PR ₀₄ / PR ₀₄	Value setting on gradation palette R ₅ (PS=0) / R ₀ (PS=1)
Gradation palette R ₆ ✓R ₀ set (lower) [C _H]	0	1	1	0	0	0	1	1	1	0	0	PR ₀ / PR ₀₀	PR ₀ / PR ₀₀	PR ₀ / PR ₀₀	PR ₀ / PR ₀₀	Value setting on gradation palette R ₆ (PS=0) / R ₀ (PS=1)
Gradation palette R ₆ ✓R ₀ set (upper) [D _H]	0	1	1	0	0	0	1	1	1	0	1	*	*	*	PR ₀₄ / PR ₀₄	Value setting on gradation palette R ₆ (PS=0) / R ₀ (PS=1)
RE register set [F _H]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST ₀	RE ₂	RE ₁	RE ₀	RE flag setting

INSTRUCTION TABLE (3)

INSTRUCTION	CODE (80 series I/F)							code								function
	CS	RS	RD	WR	RE ₂	RE ₁	RE ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
Gradation palette ✓R ₆ set (lower) [0 _H]	0	1	1	0	0	1	0	0	0	0	0	PR ₁₇ / PR ₁₀	PR ₁₇ / PR ₁₀	PR ₁₁ / PR ₁₁	PR ₁₇ / PR ₁₀	Value setting on gradation palette R ₆ (PS=0) / R ₁₀ (PS=1)
Gradation palette ✓R ₆ set (upper) [1 _H]	0	1	1	0	0	1	0	0	0	0	1	·	·	·	PR ₁₇ / PR ₁₀	Value setting on gradation palette R ₆ (PS=0) / R ₁₀ (PS=1)
Gradation palette ✓G ₆ set (lower) [2 _H]	0	1	1	0	0	1	0	0	0	1	0	PG ₁₇ / PG ₁₀	PG ₁₇ / PG ₁₀	PG ₁₁ / PG ₁₁	PG ₁₇ / PG ₁₀	Value setting on gradation palette G ₆ (PS=0) / G ₁₀ (PS=1)
Gradation palette ✓G ₆ set (upper) [3 _H]	0	1	1	0	0	1	0	0	0	1	1	·	·	·	PG ₁₇ / PG ₁₀	Value setting on gradation palette G ₆ (PS=0) / G ₁₀ (PS=1)
Gradation palette ✓G ₇ set (lower) [4 _H]	0	1	1	0	0	1	0	0	1	0	0	PG ₁₇ / PG ₁₀	PG ₁₇ / PG ₁₀	PG ₁₁ / PG ₁₁	PG ₁₇ / PG ₁₀	Value setting on gradation palette G ₇ (PS=0) / G ₁₀ (PS=1)
Gradation palette ✓G ₇ set (upper) [5 _H]	0	1	1	0	0	1	0	0	1	0	1	·	·	·	PG ₁₇ / PG ₁₀	Value setting on gradation palette G ₇ (PS=0) / G ₁₀ (PS=1)
Gradation palette ✓G ₈ set (lower) [6 _H]	0	1	1	0	0	1	0	0	1	1	0	PG ₁₇ / PG ₁₀	PG ₁₇ / PG ₁₀	PG ₁₁ / PG ₁₁	PG ₁₇ / PG ₁₀	Value setting on gradation palette G ₈ (PS=0) / G ₁₀ (PS=1)
Gradation palette ✓G ₈ set (upper) [7 _H]	0	1	1	0	0	1	0	0	1	1	1	·	·	·	PG ₁₇ / PG ₁₀	Value setting on gradation palette G ₈ (PS=0) / G ₁₀ (PS=1)
Gradation palette ✓G ₉ set (lower) [8 _H]	0	1	1	0	0	1	0	1	0	0	0	PG ₁₇ / PG ₁₀	PG ₁₇ / PG ₁₀	PG ₁₁ / PG ₁₁	PG ₁₇ / PG ₁₀	Value setting on gradation palette G ₉ (PS=0) / G ₁₀ (PS=1)
Gradation palette ✓G ₉ set (upper) [9 _H]	0	1	1	0	0	1	0	1	0	0	1	·	·	·	RA ₁₇ / PG ₁₀	Value setting on gradation palette G ₉ (PS=0) / G ₁₀ (PS=1)
Gradation palette ✓G ₁₀ set (lower) [A _H]	0	1	1	0	0	1	0	1	0	1	0	PG ₁₇ / PG ₁₀	PG ₁₇ / PG ₁₀	PG ₁₁ / PG ₁₁	PG ₁₇ / PG ₁₀	Value setting on gradation palette G ₁₀ (PS=0) / G ₁₀ (PS=1)
Gradation palette ✓G ₁₀ set (upper) [B _H]	0	1	1	0	0	1	0	1	0	1	1	·	·	·	PG ₁₇ / PG ₁₀	Value setting on gradation palette G ₁₀ (PS=0) / G ₁₀ (PS=1)
Gradation palette ✓G ₁₁ set (lower) [C _H]	0	1	1	0	0	1	0	1	1	0	0	PG ₁₇ / PG ₁₀	PG ₁₇ / PG ₁₀	PG ₁₁ / PG ₁₁	PG ₁₇ / PG ₁₀	Value setting on gradation palette G ₁₁ (PS=0) / G ₁₀ (PS=1)
Gradation palette ✓G ₁₁ set (upper) [D _H]	0	1	1	0	0	1	0	1	1	0	1	·	·	·	PG ₁₇ / PG ₁₀	Value setting on gradation palette G ₁₁ (PS=0) / G ₁₀ (PS=1)
RE register set [F _H]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST ₁	RE ₂	RE ₁	RE ₀	RE flag setting

INSTRUCTION TABLE (4)

INSTRUCTION	CODE (80 series I/F)							code								function
	CS	RS	RD	WR	RE ₂	RE ₁	RE ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
Gradation palette G ₆ √G _H set (lower) [0 _H]	0	1	1	0	0	1	1	0	0	0	0	PG ₁₇ / PG ₁₀	PG ₁₆ / PG ₁₁	PG ₁₅ / PG ₁₂	PG ₁₄ / PG ₁₃	Value setting on gradation palette G ₆ (PS=0) / G _H (PS=1)
Gradation palette G ₆ √G _H set (upper) [1 _H]	0	1	1	0	0	1	1	0	0	0	1	*	*	*	PG ₁₄	Value setting on gradation palette G ₆ (PS=0) / G _H (PS=1)
Gradation palette G ₇ √G _H set (lower) [2 _H]	0	1	1	0	0	1	1	0	0	1	0	PG ₁₇ / PG ₁₁	PG ₁₇ / PG ₁₁	PG ₁₇ / PG ₁₁	PG ₁₇ / PG ₁₁	Value setting on gradation palette G ₇ (PS=0) / G _H (PS=1)
Gradation palette G ₇ √G _H set (upper) [3 _H]	0	1	1	0	0	1	1	0	0	1	1	*	*	*	PG ₁₄	Value setting on gradation palette G ₇ (PS=0) / G _H (PS=1)
Gradation palette B ₆ √B _H set (lower) [4 _H]	0	1	1	0	0	1	1	0	1	0	0	PB ₁₇ / PB ₁₀	PB ₁₇ / PB ₁₁	PB ₁₇ / PB ₁₂	PB ₁₇ / PB ₁₃	Value setting on gradation palette B ₆ (PS=0) / B _H (PS=1)
Gradation palette B ₆ √B _H set (upper) [5 _H]	0	1	1	0	0	1	1	0	1	0	1	*	*	*	PB ₁₄	Value setting on gradation palette B ₆ (PS=0) / B _H (PS=1)
Gradation palette B ₇ √B _H set (lower) [6 _H]	0	1	1	0	0	1	1	0	1	1	0	PB ₁₇ / PB ₁₁	PB ₁₇ / PB ₁₁	PB ₁₇ / PB ₁₁	PB ₁₇ / PB ₁₁	Value setting on gradation palette B ₇ (PS=0) / B _H (PS=1)
Gradation palette B ₇ √B _H set (upper) [7 _H]	0	1	1	0	0	1	1	0	1	1	1	*	*	*	PB ₁₄	Value setting on gradation palette B ₇ (PS=0) / B _H (PS=1)
Gradation palette B ₂ √B _H set (lower) [8 _H]	0	1	1	0	0	1	1	1	0	0	0	PB ₁₇ / PB ₁₀	PB ₁₇ / PB ₁₁	PB ₁₇ / PB ₁₂	PB ₁₇ / PB ₁₃	Value setting on gradation palette B ₂ (PS=0) / B _H (PS=1)
Gradation palette B ₂ √B _H set (upper) [9 _H]	0	1	1	0	0	1	1	1	0	0	1	*	*	*	PB ₁₄	Value setting on gradation palette B ₂ (PS=0) / B _H (PS=1)
Gradation palette B ₃ √B _H set (lower) [A _H]	0	1	1	0	0	1	1	1	0	1	0	PB ₁₇ / PB ₁₁	PB ₁₇ / PB ₁₁	PB ₁₇ / PB ₁₁	PB ₁₇ / PB ₁₁	Value setting on gradation palette B ₃ (PS=0) / B _H (PS=1)
Gradation palette B ₃ √B _H set (upper) [B _H]	0	1	1	0	0	1	1	1	0	1	1	*	*	*	PB ₁₄	Value setting on gradation palette B ₃ (PS=0) / B _H (PS=1)
Gradation palette B ₄ √B _H set (lower) [C _H]	0	1	1	0	0	1	1	1	1	0	0	PB ₁₇ / PB ₁₀	PB ₁₇ / PB ₁₁	PB ₁₇ / PB ₁₂	PB ₁₇ / PB ₁₃	Value setting on gradation palette B ₄ (PS=0) / B _H (PS=1)
Gradation palette B ₄ √B _H set (upper) [D _H]	0	1	1	0	0	1	1	1	1	0	1	*	*	*	PB ₁₄	Value setting on gradation palette B ₄ (PS=0) / B _H (PS=1)
RE register set [F _H]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST ₁	RE ₂	RE ₁	RE ₀	RE flag setting

INSTRUCTION TABLE (5)

INSTRUCTION	CODE (80 series I/F)							code								function
	CS	RS	RD	WR	RE ₂	RE ₁	RE ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
Gradation palette √B ₁₃ set (lower) [0 _H]	0	1	1	0	1	0	0	0	0	0	0	PB ₁₃ / PB ₁₃	PB ₁₂ / PB ₁₂	PB ₁₁ / PB ₁₁	PB ₁₀ / PB ₁₀	Value setting on gradation palette B ₁₃ (PS=0) / B ₁₀ (PS=1)
Gradation palette √B ₁₃ set (upper) [1 _H]	0	1	1	0	1	0	0	0	0	0	1	*	*	*	PB ₁₃ / PB ₁₃	Value setting on gradation palette B ₁₃ (PS=0) / B ₁₀ (PS=1)
Gradation palette √B ₁₄ set (lower) [2 _H]	0	1	1	0	1	0	0	0	0	1	0	PB ₁₄ / PB ₁₄	PB ₁₃ / PB ₁₃	PB ₁₂ / PB ₁₂	PB ₁₁ / PB ₁₁	Value setting on gradation palette B ₁₄ (PS=0) / B ₁₁ (PS=1)
Gradation palette √B ₁₄ set (upper) [3 _H]	0	1	1	0	1	0	0	0	0	1	1	*	*	*	PB ₁₄ / PB ₁₄	Value setting on gradation palette B ₁₄ (PS=0) / B ₁₁ (PS=1)
Gradation palette √B ₁₅ set (lower) [4 _H]	0	1	1	0	1	0	0	0	1	0	0	PB ₁₅ / PB ₁₅	PB ₁₄ / PB ₁₄	PB ₁₃ / PB ₁₃	PB ₁₂ / PB ₁₂	Value setting on gradation palette B ₁₅ (PS=0) / B ₁₂ (PS=1)
Gradation palette √B ₁₅ set (upper) [5 _H]	0	1	1	0	1	0	0	0	1	0	1	*	*	*	PB ₁₅ / PB ₁₅	Value setting on gradation palette B ₁₅ (PS=0) / B ₁₂ (PS=1)
Display start command set [6 _H]	0	1	1	0	1	0	0	0	1	1	0	SC ₃	SC ₂	SC ₁	SC ₀	Common driver scan start set
Display control signals output enable [7 _H]	0	1	1	0	1	0	0	0	1	1	1	*	*	*	SON	Output Enable of CL,FLM,FR,CLK signals
Display selection [8 _H]	0	1	1	0	1	0	0	1	0	0	0	PW M	C2 56	FD C1	FD C2	PWM : variable 16 fixed 8 gray mode selection C256 : 256 color Mode FDC : boost clock control
RAM data length set [9 _H]	0	1	1	0	1	0	0	1	0	0	1	HS W	AB S	CKS	WLS	HSW : high speed write in at 8 bit access mode ABS : effective 12 bit RAM selection CKS : oscillator selection WLS : RAM access length 8/16 bit
Electric volume control (lower) [A _H]	0	1	1	0	1	0	0	1	0	1	0	DV ₃	DV ₂	DV ₁	DV ₀	Electric volume level setting (lower)
Electric volume control (upper) [B _H]	0	1	1	0	1	0	0	1	0	1	1	*	DV ₄	DV ₃	DV ₂	Electric volume level setting (upper)
Oscillator Rf control [D _H]	0	1	1	0	1	0	0	1	1	0	1	*	RF ₂	RF ₁	RF ₀	RF: control the feedback resistor of oscillator
discharge [E _H]	0	1	1	0	1	0	0	1	1	1	0	*	*	*	DIS	Discharge the Capacitors of the V _{DD} , V ₁ ~V ₄
RE register set [F _H]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST ₁	RE ₂	RE ₁	RE ₀	RE flag setting
Address set for internal register reading [C _H]	0	1	1	0	1	0	0	1	1	0	0	Address for register reading			Address set for internal register reading out.	
Internal register read	0	1	0	1	0/1	0/1	0/1	*	*	*	*	Read Data			Internal register read out	

INSTRUCTION TABLE (6)

INSTRUCTION	CODE (80 series I/F)							code								function
	CS	RS	RD	WR	RE ₂	RE ₁	RE ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
Window end X address set (lower) [0 _H]	0	1	1	0	1	0	1	0	0	0	0	EX ₃	EX ₂	EX ₁	EX ₀	X end address under window mode
Window end X address set (upper) [1 _H]	0	1	1	0	1	0	1	0	0	0	1	EX ₇	EX ₆	EX ₅	EX ₄	X end address under window mode
Window end Y address set (lower) [2 _H]	0	1	1	0	1	0	1	0	0	1	0	EY ₃	EY ₂	EY ₁	EY ₀	Y end address under window mode
Window end Y address set (upper) [3 _H]	0	1	1	0	1	0	1	0	0	1	1	EY ₇	EY ₆	EY ₅	EY ₄	Y end address under window mode
Line inversion start address (lower) [4 _H]	0	1	1	0	1	0	1	0	1	0	0	LS ₃	LS ₂	LS ₁	LS ₀	Start line address set under line inversion mode
Line inversion start address (upper) [5 _H]	0	1	1	0	1	0	1	0	1	0	1	LS ₇	LS ₆	LS ₅	LS ₄	Start line address set under line inversion mode
Line inversion end address (lower) [6 _H]	0	1	1	0	1	0	1	0	1	1	0	LE ₃	LE ₂	LE ₁	LE ₀	End line address set under line inversion mode
Line inversion end address (upper) [7 _H]	0	1	1	0	1	0	1	0	1	1	1	LE ₇	LE ₆	LE ₅	LE ₄	End line address set under line inversion mode
Line inversion control [8 _H]	0	1	1	0	1	0	1	1	0	0	0	*	*	BT	LR EV	BT: blink type set LREV: line inversion ON/OFF
Gradation palette setting selection [9 _H]	0	1	1	0	1	0	1	1	0	0	1	*	*	*	PS	Upper/lower 8 gradation palette
PWM mode control [A _H]	0	1	1	0	1	0	1	1	0	1	0	PW MS	PW MA	PW MB	PW MC	PWM mode selection
RE register set [F _H]	0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST ₀	RE ₃	RE ₁	RE ₀	RE flag setting

4.3 Instruction Descriptions

WRITE DISPLAY DATA ON RAM

\overline{CS}	RS	\overline{RD}	\overline{WR}	RE ₂	RE ₁	RE ₀
0	0	1	0	0/1	0/1	0/1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
Display RAM write data							

Writing the 8-bit display RAM data at specified X, Y address.

READ DISPLAY DATA FROM RAM

\overline{CS}	RS	\overline{RD}	\overline{WR}	RE ₂	RE ₁	RE ₀
0	0	0	1	0/1	0/1	0/1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
Display RAM read data							

Reading out the 8-bit display RAM data from specified X, Y address.
One dummy read cycle is needed after X, Y address is set.

X ADDRESS REGISTER SET

\overline{CS}	RS	\overline{RD}	\overline{WR}	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

(reset: AX₃~AX₀=0_H, read address: 0_H)

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	0	AX ₃	AX ₂	AX ₁	AX ₀

\overline{CS}	RS	\overline{RD}	\overline{WR}	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

(reset: AX₇~AX₄=0_H, read address: 1_H)

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	1	AX ₇	AX ₆	AX ₅	AX ₄

Setting the X direction address set. Set the lower 4-bits first and then upper 4-bits later.
Please set from lower bit.

Y ADDRESS REGISTER SET

\overline{CS}	RS	\overline{RD}	\overline{WR}	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

(reset: AY₃~AY₀=0_H, read address: 2_H)

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	1	0	AY ₃	AY ₂	AY ₁	AY ₀

\overline{CS}	RS	\overline{RD}	\overline{WR}	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

(reset: AY₇~AY₄=0_H, read address: 3_H)

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	1	1	AY ₇	AY ₆	AY ₅	AY ₄

Setting the Y direction address set. Set the lower 4-bits first and then upper 4-bits later.
Please set from lower bit.

00_H~A1_H is valid range at Y address (AY₇~AY₀). Do not use A2_H~FF_H range.

DISPLAY START LINE REGISTER SET

\overline{CS}	RS	\overline{RD}	\overline{WR}	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

(reset :LA₇~LA₀=0_{4h} read address:4_H)

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	0	0	LA ₃	LA ₂	LA ₁	LA ₀

\overline{CS}	RS	\overline{RD}	\overline{WR}	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

(reset :LA₇~LA₄=0_{4h} read address:5_H)

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	0	1	LA ₇	LA ₆	LA ₅	LA ₄

Setting the display line address, the address that was stored at the start line register becomes display line at COM₀ line of LCD panel.

The display of LCD panel is done from line address value to the direction of increase.

LA ₇	LA ₆	LA ₅	LA ₄	LA ₃	LA ₂	LA ₁	LA ₀	Line address
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	1
⋮								⋮
1	0	1	0	0	0	0	1	161

N-LINE INVERSION REGISTER SET

\overline{CS}	RS	\overline{RD}	\overline{WR}	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

(reset :N₃~N₄=0_H, read address:6_H)

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	0	N ₃	N ₂	N ₁	N ₀

\overline{CS}	RS	\overline{RD}	\overline{WR}	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

(reset :N₇~N₄=0_H, read address:7_H)

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	1	N ₇	N ₆	N ₅	N ₄

Setting line number of LCD inversion to register. Setting range is from 2 to 161. N line inversion register can be effective only when N line inversion command ON (NLIN="1").

If N line inversion command OFF (NLIN="0"), the polarity of LCD driving voltage is inverted by every another frame.

N ₇	N ₆	N ₅	N ₄	N ₃	N ₂	N ₁	N ₀	Inversion line number
0	0	0	0	0	0	0	0	forbidden *
0	0	0	0	0	0	0	1	2
⋮								⋮
⋮								⋮
1	0	1	0	0	0	0	0	161

$n=N-1$

* N₀~N₇"0" is forbidden.

DISPLAY CONTROL (1) REGISTER SET

\overline{CS}	RS	\overline{RD}	\overline{WR}	RE ₂	RE ₁	RE ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	0	0	0	0	1	0	0	0	SHIFT	MON	ALLON	ON/OFF

(reset:(SHIFT, MON, ALLON, ON/OFF)=0_H, read address:8_H)

It's various control setting of display.

- a) ON/OFF command
 Display ON/OFF control
 ON/OFF="0": display OFF (all ports are V_{SS} level)
 ON/OFF="1": display ON
- b) ALLON command
 Setting all display data to "1" with independence of RAM data. This command has higher priority than positive/negative display command. RAM data is not changed.
 ALLON="0": normal display state
 ALLON="1": turn on all the pixel
- c) MON command
 BW display / gradation display selection
 MON="0": gradation display mode
 MON="1": BW display mode
- d) SHIFT command
 Selection command of the scan data shift direction at common driver output.
 SHIFT="0": COM₀→COM_{SS1} shift
 SHIFT="1": COM₁₆₁→COM₀ shift

DISPLAY CONTROL (2) REGISTER SET

\overline{CS}	RS	\overline{RD}	\overline{WR}	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	REV	NLIN	SWAP	REF

(reset:{REV, NLIN, SWAP, REF}=0_H, read address:9_H)
It's various control setting of display.

a) REF command

When CPU tries to access display RAM, the relation between X address and write data is changed by command, normal or headfirst.

The output sequence of display data to segment driver can be controlled by register setting. The IC can be placed in panel with less constraint at application.

b) SWAP command

When CPU tries to access display RAM, the display data to be written can be swapped.

SWAP="0": Normal state, D₇-D₀ or D₁₅-D₀ are written to the RAM as it is.

SWAP="1": SWAP mode ON state. The swapped data of D₇-D₀ or D₁₅-D₀ are written to the RAM

	SWAP="0"	SWAP="1"
Write data	D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀	D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀
	↓ ————— ↓	↙ ————— ↘
Internal data	d ₇ d ₆ d ₅ d ₄ d ₃ d ₂ d ₁ d ₀	d ₀ d ₁ d ₂ d ₃ d ₄ d ₅ d ₆ d ₇
	↓ ————— ↓	↓ ————— ↓
Read data	D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀	D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀

c) NLIN command

n line inversion ON/OFF control command

NLIN="0": n line inversion OFF. Polarity signal, FR is inverted every other frame.

NLIN="1": n line inversion ON. The n lines are inverted according to the contents of n line inversion register.

d) REV command

The reverse turn control between RAM data and display data is defined by this command.

REV="0": The display data are reflected the RAM data as it is.

REV="1": The display data are reflected the reverse turned data of RAM data

INCREMENT CONTROL REGISTER SET

\overline{CS}	\overline{RS}	\overline{RD}	WR	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	1	0	WIN	AIM	AYI	AXI

(reset :{WIN,AIM,AYI,AXI}=0₁₀, read address :A_n)

Sets the increment mode when RAM data is accessed.

Per RAM write or read access, the increment or non-increment settings of X and Y address counter are possible by AIM, AYI, AXI register setting. By this register setting, when accessing consecutive RAM areas by read or write, the address increment operation is possible without setting the read or write address case by case.

After setting the auto increment register, the X, Y address should be set lower bits first.

Please revise X, Y addresses register after increment register setting.

When WIN register is set to "1", the CPU accesses specified area of display RAM. In this case X, Y address should be used with auto increment mode set (AXI="1", AYI="1").

The window area setting is not valid without X,Y address auto increment mode.

WIN="0": normal display RAM access

WIN="1": window area access at display RAM

The window area of RAM to be accessed is defined by setting the start X, Y address and end X, Y address.

When accessing display with window area mode, please set WIN command (WIN="1") first, and then X, Y start address and then X, Y window end address.

The relationship between AIM, AYI, AXI register and X, Y address increment mode is as follow.

AIM	Increment timing selection	Remark
0	Both case of writing in and read out display RAM data	①
1	Only when writing in display RAM (read modify)	②

notice①) This mode is valid when read or write is performed on consecutive RAM location.


notice②) This mode is valid when read out consecutive data and modifying the data and then write them in again or read → write per access.

AYI	AXI	Increment timing selection	Remark
0	0	No increment	①
0	1	X address auto increment	②
1	0	Y address auto increment	③
1	1	X, Y address auto increment	④

notice①) Regardless of AIM setting, no auto increment for X and Y address

notice②) According to AIM setting, auto increment only for X address.


And X address is increased as followed loop according to REF register(SEG output direction setting register) value.




⇒ Please refer to 「RAM address bitmap」 in 「(10) relation between display RAM and address」

notice③) According to AIM setting, auto increment only for Y address.

Y address is increased as followed loop regardless of REF register.




notice④) According to AIM setting, auto increment for X and Y address
 X address is increased to Max_H first and then Y address is increased later.



⇒) Please refer to 「RAM address bitmap」 in 「(10) relation between display RAM and address」

When AYI and AXI were set as "1", the address should be set X address and then Y address later, anything else setting is forbidden.

And when X, Y auto increment mode operating, window access is possible. When window mode is selected (WIN = "1"), address is increased as following loop.



- a) 8 bit access mode
 The increment operating is as above description.
- b) 16 bit access mode
 Address is increased after access.
 X address is increased as (00_H, 01_H,7E_H, 7F_H) sequence.

POWER CONTROL REGISTER SET

(32-10) POWER CONTROL REGISTER SET

\overline{CS}	RS	\overline{RD}	\overline{WR}	RE ₇	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	1	1	AMPON	HALT	DCON	ACL

(reset : {AMPON,HALT,DCON,ACL} = 0_H, read address : B_H)

a) ACL COMMAND

This command initializes internal circuit.

ACL="0": normal state

ACL="1": initialization ON

Just after the execution of ACL command (ACL="1"), the value of D₀ (ACL) bit is set to "1". But as the initialization process goes on internally, D₀ is reset to "0".

When ACL command is executed, using internal display clock (clock from internal oscillator or from external resistor oscillation mode) produces the internal reset signal.

So, after ACL command is executed, it needs to WAIT at least 2 period of the oscillation clock for next process beginning.

b) DCON COMMAND

ON/OFF the internal voltage boosting circuit.

DCON="0": boosting circuit OFF

DCON="1": boosting circuit ON

c) HALT COMMAND

Power save mode ON/OFF control

HALT="0": normal state

HALT="1": power save state

The power consumption is decreased near static current at power save mode.

States of each sub-block in power save mode are as follow.

- Oscillator, built-in power supply block stop.
- Stop driving LCD panel and the drive ports of segment and common are all set to V_{SS} level.
- Clock input from OSC₁ port is disabled.
- Display RAM data are conserved.
- Operational modes are preserved as those before power save command was executed.
- V_{LED}, V₁ ~ V₄ become high impedance state.

Make display OFF state before power save mode by HALT command.

And when returning from power save mode, you should display ON after oscillator, power circuit is activated stable.

After display OFF and HALT command, if the display is turned ON before oscillator and power circuit is not activated stable, wrong display can be appeared.

d) AMPON COMMAND

ON/OFF the internal OP. amplifier circuit of power block (voltage regulator block, electric volume, voltage converting circuit).

AMPON="0" : internal power circuit OP. Amplifier OFF

AMPON="1" : internal power circuit OP. Amplifier ON

LCD DUTY SET

\overline{CS}	\overline{RS}	\overline{RD}	\overline{WR}	RE_2	RE_1	RE_0
0	1	1	0	0	0	0

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	1	0	0	DS_3	DS_2	DS_1	DS_0

(reset : { DS_3, DS_2, DS_1, DS_0 } = 0₁₆, read address : C_{14})

LCD display duty setting

DS_3	DS_2	DS_1	DS_0	duty
0	0	0	0	Y direction 162 dot width display, 1/163 duty
0	0	0	1	Y direction 160 dot width display, 1/160 duty
0	0	1	0	Y direction 144 dot width display, 1/144 duty
0	0	1	1	Y direction 133 dot width display, 1/133 duty
0	1	0	0	Y direction 128 dot width display, 1/128 duty
0	1	0	1	Y direction 112 dot width display, 1/112 duty
0	1	1	0	Y direction 96 dot width display, 1/96 duty
0	1	1	1	Y direction 80 dot width display, 1/80 duty
1	0	0	0	Y direction 72 dot width display, 1/72 duty
1	0	0	1	Y direction 64 dot width display, 1/64 duty
1	0	1	0	Y direction 56 dot width display, 1/56 duty
1	0	1	1	Y direction 48 dot width display, 1/48 duty
1	1	0	0	Y direction 40 dot width display, 1/40 duty
1	1	0	1	Y direction 32 dot width display, 1/32 duty
1	1	1	0	Y direction 24 dot width display, 1/24 duty
1	1	1	1	Y direction 16 dot width display, 1/16 duty

※ The 163'rd status of COM and SEG port under 1/163 duty

COM: all output non-display state

SEG: the same data with 162'nd line data

Partial display is possible by setting duty with discretion.

BOOSTING COEFFICIENT SETTING

\overline{CS}	RS	\overline{RD}	\overline{WR}	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	0	1	*	VU ₂	VU ₁	VU ₀

(reset :{VU₂~VU₀}=0_H, read address :D_H)

coefficient setting of boosting circuit

VU ₂	VU ₁	VU ₀	Boosting multiple
0	0	0	No boosting *
0	0	1	2 times boosting operation
0	1	0	3 times boosting operation
0	1	1	4 times boosting operation
1	0	0	5 times boosting operation
1	0	1	6 times boosting operation
1	1	0	7 times boosting operation
1	1	1	forbidden

*V_{REG} amplifier gain is "1".

BIAS REGISTER SETTING

\overline{CS}	RS	\overline{RD}	\overline{WR}	RE ₂	RE ₁	RE ₀
0	1	1	0	0	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	1	0	*	B ₂	B ₁	B ₀

(reset :{B₂~B₀}=0_H, read address :E_H) * : "Don't care."

This register controls the bias ratio. From 1/12 to 1/5 biases can be selected by B₂, B₁ and B₀ register.

B ₂	B ₁	B ₀	bias
0	0	0	Operating under 1/9 bias
0	0	1	Operating under 1/8 bias
0	1	0	Operating under 1/7 bias
0	1	1	Operating under 1/6 bias
1	0	0	Operating under 1/5 bias
1	0	1	Operating under 1/10 bias
1	1	0	Operating under 1/11 bias
1	1	1	Operating under 1/12 bias

REFLAG STATE REGISTER SETTING

\overline{CS}	RS	\overline{RD}	\overline{WR}	RE ₂	RE ₁	RE ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	0	0/1	0/1	0/1	1	1	1	1	TST ₀	RE ₂	RE ₁	RE ₀

(reset : {TST₀, RE₂, RE₁, RE₀} = 0_H, read address : F_H)

Setting the register of command extension registers (RE₂, RE₁ and RE₀). When accessing each command register, the extension register, RE corresponding flag should be set first, and then access it. The TST₀ register is that for test, and so please set to "0".

DISPLAY START COMMAND SET

\overline{CS}	\overline{RS}	RD	\overline{WR}	RE ₂	RE ₁	RE ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	1	1	0	1	0	0	0	1	1	0	SC ₃	SC ₂	SC ₁	SC ₀

(reset : { SC₃, SC₂, SC₁, SC₀} = 0_H, read address : 6_H)

Setting the scan start output of common driver.

SC ₃	SC ₂	SC ₁	SC ₀	SHIFT=0 starting point of COM.	SHIFT=1 starting point of COM.
0	0	0	0	COM ₀ ~	COM ₁₆₁ ~
0	0	0	1	COM ₁ ~	COM ₁₆₀ ~
0	0	1	0	COM ₉ ~	COM ₁₅₂ ~
0	0	1	1	COM ₁₄ ~	COM ₁₄₆ ~
0	1	0	0	COM ₁₇ ~	COM ₁₄₄ ~
0	1	0	1	COM ₂₅ ~	COM ₁₃₆ ~
0	1	1	0	COM ₃₃ ~	COM ₁₂₈ ~
0	1	1	1	COM ₄₁ ~	COM ₁₂₀ ~
1	0	0	0	COM ₄₉ ~	COM ₁₁₂ ~
1	0	0	1	COM ₅₇ ~	COM ₁₀₄ ~
1	0	1	0	COM ₆₅ ~	COM ₉₆ ~
1	0	1	1	COM ₇₃ ~	COM ₈₈ ~
1	1	0	0	COM ₁₂₂ ~	COM ₃₉ ~
1	1	0	1	COM ₁₃₀ ~	COM ₃₁ ~
1	1	1	0	COM ₁₃₈ ~	COM ₂₃ ~
1	1	1	1	COM ₁₄₆ ~	COM ₁₅ ~

SHIFT=0:COM increasing direction scanning

SHIFT=1:COM decreasing direction scanning

DISPLAY SELECTION CONTROL

\overline{CS}	RS	\overline{RD}	\overline{WR}	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	PWM	C256	FDC1	FDC2

(reset :{PWM,C256,FDC1,FDC2}=0_H, read address :8_H) * : "Don't care"

a) PWM COMMAND

Selection gradation display mode.

PWM="0": Gradation mode is selected variable 16 gradation among 32 levels (defaults).

PWM="1": Fixed 8 gradation display mode.

b) C256 COMMAND

8 bit mode (256 color) selection command.

C256="0": Variable 16 gradation selection among 32 gray level (default).

C256="1": Variable 256 color mode. 8 gradation (Palette B is only 4 gradation) selection among 32 gray level.

c) FDC1, FDC2 COMMAND

Boosting clock setting commands.

FDC1	FDC2	Boosting clock
0	0	1 times
0	1	2 times
1	0	4 times
1	1	1/2 times

RAM DATA LENGTH SETTING

\overline{CS}	RS	\overline{RD}	\overline{WR}	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	1	HSW	ABS	CKS	WLS

(reset :{HSW,ABS,CKS,WLS}=0_H, read address :9_H)

HSW COMMAND:

High speed write in mode selection under 8 bit RAM access mode.

HSW="0": Write in mode with high speed OFF (default).

HSW="1": Write in mode with high speed ON.

ABS COMMAND:

Effective RAM data selection of 12 bit .

ABS="0": Normal mode (defaults).

ABS="1": ABS mode.

WLS: Selection 8 bit access or 16-bit access at RAM access. Access with 16-bit data length is effective only at RAM access. The other accesses are 8 bits access (command access).

WLS="0": RAM access is done by 8-bit data length (default).

WLS="1": RAM access is done by 16-bit data length.

CKS: Selection the oscillator.

CKS="0": internal oscillation mode (default).

CKS="1": external oscillation mode.

External oscillation mode should be used under the condition of clock input by OSC₁ port or resistor connection between OSS1 and OSC2 port. Please open OSC2 port when the source clock forced through OSC2 port.



ELECTRIC VOLUMN REGISTER SETTING

$\overline{\text{CS}}$	$\overline{\text{RS}}$	$\overline{\text{RD}}$	$\overline{\text{WR}}$	RE_2	RE_1	RE_0
0	1	1	0	1	0	0

(read address : A_H)

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	1	0	DV ₃	DV ₂	DV ₁	DV ₀

$\overline{\text{CS}}$	$\overline{\text{RS}}$	$\overline{\text{RD}}$	$\overline{\text{WR}}$	RE_2	RE_1	RE_0
0	1	1	0	1	0	0

(read address : B_H) * : "Don't care"
(reset : DV₆~DV₀=00_H)

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	1	1	*	DV ₆	DV ₅	DV ₄

Setting the electric volume code.

The voltage range is divided into 127 levels by this register.

DV ₆	DV ₅	DV ₄	DV ₃	DV ₂	DV ₁	DV ₀	Output voltage
0	0	0	0	0	0	0	low
0	0	0	0	0	0	1	:
			:				:
			:				:
1	1	1	1	1	1	0	:
1	1	1	1	1	1	1	high

The output voltage of V_{REG} is determined by Eq. ①.

$$V_{\text{REG}} = V_{\text{REF}} \times N \dots \dots \textcircled{1}$$

(N: booster coefficient)

N=1 under the condition of boosting operation is not valid (booster coefficient register, VU=0_H).

The LCD driving voltage V_{LCD} is decided by V_{REG} level or electric volume value (Eq. ②).

$$V_{\text{LCD}} = 0.5 \times V_{\text{REG}} + M \times (V_{\text{REG}} - 0.5V_{\text{REG}}) / 127 \dots \dots \textcircled{2}$$

(M: DV₆~DV₀ register value)

To prevent over voltage from being generated by electric volume setting, when the register value is set to upper side of electric volume, voltage level is not changed immediately.

When the register value is set to lower side of electric volume, the voltage level is changed instantly.

OSCILLATOR CIRCUIT RF CONTROL

$\overline{\text{CS}}$	$\overline{\text{RS}}$	$\overline{\text{RD}}$	$\overline{\text{WR}}$	RE_2	RE_1	RE_0
0	1	1	0	0	0	0

(reset : {Rf₂, Rf₁, Rf₀}=0_H, read address : D_H)

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	0	1	*	Rf ₂	Rf ₁	Rf ₀

Setting this register can change the feedback resistance of oscillator circuit.

The frame frequency is changed according to the frequency of oscillator, and the oscillation frequency is determined by the resistor value.

When you set the frame rate, please check the state of LCD display quality.

Rf ₂	Rf ₁	Rf ₀	Feedback resistor size
0	0	0	Reference value
0	0	1	0.8 x reference value
0	1	0	0.9 x reference value
0	1	1	1.1 x reference value
1	0	0	1.2 x reference value
1	0	1	forbidden
1	1	0	forbidden
1	1	1	forbidden

DISCHARGE CONTROL

$\overline{\text{CS}}$	RS	$\overline{\text{RD}}$	$\overline{\text{WR}}$	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	1	0	*	*	*	DIS

(reset : {DIS}=0_H, read address : E_H) * : "Don't care"

The capacitors connected between V_{LCD}~V₄ and V_{SS} can be discharged by this control.
Meaningless display can be prevented when power OFF time.

Please refer to capacitor setting example.

DIS="0": discharge disable

DIS="1": starts discharge

SET READ ADDRESS OF INTERNAL REGISTER

$\overline{\text{CS}}$	RS	$\overline{\text{RD}}$	$\overline{\text{WR}}$	RE ₂	RE ₁	RE ₀
0	1	1	0	1	0	0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	0	0	RA ₃	RA ₂	RA ₁	RA ₀

(reset : {RA₃, RA₂, RA₁, RA₀}=B_H)

Before executing the internal register data read command the address of register to be read should be specified first. For example, when display control (1) is being read out, {RA₃, RA₂, RA₁ and RA₀} = 8_H should be specified first.

And, because selected register is corresponded with RE flag, please set RE flag first and then read out the register.

Refer to the command function description and the lists of commands for the address of each register.

INTERNAL REGISTER DATA READ

$\overline{\text{CS}}$	RS	$\overline{\text{RD}}$	$\overline{\text{WR}}$	RE ₂	RE ₁	RE ₀
0	1	0	1	0/1	0/1	0/1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
*	*	*	*	Internal register data read			

*: "Don't care"

This command is used to read out internal register data. Before executing this command, RE flag and the address for internal register to read should be set first.

5. Reliability

5.1 Environmental Test

Item No	Items	Content of Test	Test Condition	Applicable Standard
1	High temperature storage	Endurance test applying the high storage temperature for a long time.	80 200 Hrs	
2	Low temperature storage	Endurance test applying the low storage temperature for a long time.	-30 200Hrs	
3	High temperature operation	Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time	70 200Hrs (*1)	
4	Low temperature operation	Endurance test applying the electric stress under low temperature for a long time.	-20 200Hrs (*1)	
5	High temperature / humidity storage	Endurance test applying the high temperature and high humidity storage for a long time.	60 90% RH 200Hrs	
6	Temperature cycle	Endurance test applying the low and high temperature cycles. <div style="text-align: center;"> <p>-30 ←→ 80 (30min.) (30min.) ←————→ 1 Cycle</p> </div>	10 Cycle.	
7	Vibration test	10 → 55 → 10 Hz, within 1 minute amplitude 1.5mm .	15 minutes for each direction(X,Y,Z)	
8	Drop test	Packed, 100CM free fall, (6 sides, 1corner, 3edges)		

***1) : Driving condition for operation test:**

Power supply voltage for logic system = + 3.0V

Power supply voltage for LCD system = Getting Optimum Contrast at 25

6. HANDLING INSTRUCTION

PRECAUTION IN USE OF LCD

- Do not contact or scratch the front surface and the contact pads of an LCD panel with hard materials such as metal or glass or with one's nail.
- To clean the surface, wipe it gently with soft cloth dampened alcohol.
- Do not attempt to wipe off the contact pads.
- Keep LCD panels away from direct sunlight, also avoid storing them in a high-temperature & high humidity environment for a long period.
- Do not drive LCD panels by DC voltage.
- Do not expose LCD panels to organic solvent.
- Liquid in LCD is hazardous substance, any contacts with liquid crystal materials, wash it off immediately with soap and water.
- The polarizer is easily damaged and should be handled with special care. Do not press or rub it with hard objects.

PRECAUTION FOR HANDLING LCM

- The LCD module contains a C-MOS LSI. To avoid damage to the LSI from static electricity generated while working, ground your body, work/assembly areas and assembly equipment to protect the module against STATIC ELECTRICITY.
- Do not input any signal before power is turned on.
- Do not take LCM from its packaging bag until it is assembled.
- Peel off the LCM protective film slowly since static electricity may be generated.
- Pay attention to the humidity of the work shop, 50~60%RH is satisfactory.
- Use a non-leak iron for soldering LCM.
- Do not touch the display surface or connection terminals area with bare hands. Smudges on the display surface reduce the insulation between terminals.
- Cautions for soldering to LCM:
Conditions for soldering I/O terminals:
Temperature at iron tip: 280 ± 10 .
Soldering time : 3~4 sec./ terminal.
Type of solder : Eutectic solder (rosin flux filled).

PRECAUTION FOR STORING LCM

- To avoid degradation of the device, do not store the module under the conditions of direct sunlight, high temperature or high humidity. Keep the module in bags designed to prevent static electricity charging under low temperature / normal humidity conditions (avoid high temperature / high humidity and low temperature below 0).

PRODUCTION NO. DEFINITION

